Hi Gokul, This question is kind of incomplete. What is there in sensitivity list of always block? Is it *? Or if sensitivity list depends on any other event like clock then behavior will be different. I have simulated few scenarios in EDA playground. Please take a look. www.edaplayground.com/x/f9ft Regards, Ravi
We are not supposed to use blocking and non blocking within one always block. This will give error when running lint and subsequently in synthesis tools.
If you do synthesis , mixing them will not compile. However, if you do it in simulation, like inside an initial block in test bench, there are two cases: 1. a
Please Like, Share and Subscribe to my channel ruclips.net/channel/UC3mTACG8vPWsHQFMfxzeDZg
Thanks for this!
Good explanation🎉
thanks, it's very clear and helpful
Thank you 👍
very clear, thank you so much
Bhai Dhanyawaad
thank you so much sir understood the concept , can you please tell the difference in execution of the following i) #5 a=1; and #5 a
Thank you. Why blocking statement create race around condition?
this is the interview question
what will happen if we use non blocking to generate the clock
always clk=#5 ~clk
vs
always
clk
Hi Gokul,
This question is kind of incomplete.
What is there in sensitivity list of always block? Is it *?
Or if sensitivity list depends on any other event like clock then behavior will be different.
I have simulated few scenarios in EDA playground. Please take a look.
www.edaplayground.com/x/f9ft
Regards,
Ravi
Non blocking one will make simulator hang
@@gauravrathi4278 why is that?
sir we can't say at 1st and 2nd clk cycle value of b and c is 0..... ! it can be undefined means either 0 or 1 .right ?
감사합니다. Thank you!
Sir what happens if we mix both of these statements in a block
We are not supposed to use blocking and non blocking within one always block. This will give error when running lint and subsequently in synthesis tools.
If you do synthesis , mixing them will not compile. However, if you do it in simulation, like inside an initial block in test bench, there are two cases:
1. a
System verilog please
Sure will do on verilog and system verilog
always@(*)
Was there any query?
Hi sir can i get ur email id