Q. 6.7: Draw the logic diagram of a four‐bit register with four D flip‐flops and four 4 × 1 multiple

Please Like, Share, and subscribe to my channel.
Q. 6.7: Draw the logic diagram of a four‐bit register with four D flip‐flops and four 4 × 1 multiplexers with mode selection inputs s1 and s0. The register operates according to the following function table.
s1 s0 Register Operation
0 0 No change
1 0 Complement the four outputs
0 1 Clear register to 0 (synchronous with the clock)
1 1 Load parallel data
-----------------------------------------------------------------------------------------------------
You can follow me on ----
Facebook: / dhiman.kakati
Twitter: / dhiman_kakati
Instagram: dhiman_kaka...
Researchgate: www.researchgate.net/profile/...
Facebook Page: / lets-prepare-for-gate-...
Problem solutions of the book Digital Design by Morris Mano and Michael Ciletti: • Q. 6.1: Include a 2‐in...
Online Store:
-----------------------------------------------------------------------------------------------------
Wish you success,
Dhiman Kakati
(let's learn together)

[@sherlockbones3519]

Thank you very much for the help, much appreciated!

[@syeddaniyalalict-0258]

Thanks alot Sir You're great ❤️❤️❤️

[@user-xo6jc6yu6w]

thank you. very helpful.

[@akwithyou1066]

Appreciated

[@Breathtaking-Biotopes]

very good video

[@DrDhimanKakati]

Thanks

[@m.imranzaheer1368]

very help full....❤

[@DrDhimanKakati]

Glad to hear that

[@crytek123]

this is awsome dude

[@codyhuang3859]

you just saved my final lol

[@ammunj7153]

Tq so much❤

[@Breathtaking-Biotopes]

very helpful

[@DrDhimanKakati]

Glad it helped

[@AmanKumar-hi7hz]

thanks sir

[@praneethkumar3505]

How can we implement this in iverilog?

[@fusion1388]

Which book sir?

[@suhailfsheikh7596]

can u share the verilog code for this??

[@alenabella5860]

Title 4-bit register,but in video 2-bit reg...?

[@umitnumanduman4814]

ahahahaha

[@dayranivatu]

Sir Hindi me explain Karo