Q. 6.17: Design a four‐bit binary synchronous counter with D flip‐flops || Complete design steps

Поделиться
HTML-код
  • Опубликовано: 9 июн 2020
  • Please Like, Share, and subscribe to my channel.
    Q. 6.17: Design a four‐bit binary synchronous counter with D flip‐flops || Complete design steps
    -----------------------------------------------------------------------------------------------------
    You can follow me on ----
    Facebook: / dhiman.kakati
    Twitter: / dhiman_kakati
    Instagram: dhiman_kaka...
    Researchgate: www.researchgate.net/profile/...
    Facebook Page: / lets-prepare-for-gate-...
    Problem solutions of the book Digital Design by Morris Mano and Michael Ciletti: • Q. 6.1: Include a 2‐in...
    Online Store:
    -----------------------------------------------------------------------------------------------------
    Wish you success,
    Dhiman Kakati
    (let's learn together)

Комментарии • 23

  • @purya8845
    @purya8845 20 дней назад

    Thank you so much, it was very helpful

  • @amnah3449
    @amnah3449 Год назад

    Perfect explanation, thanks

  • @spenceriannantuono9030
    @spenceriannantuono9030 Год назад

    Greatest of all time.

  • @carenyoussef6267
    @carenyoussef6267 2 года назад +2

    Today is my birthday and u made it 10 times better.

  • @aashnavaid6918
    @aashnavaid6918 3 года назад

    thank you! it was helpful.

  • @marcelhusar7819
    @marcelhusar7819 Год назад

    Great explanation.

  • @prathimareddy689
    @prathimareddy689 3 года назад

    Thankyou so much for the video.It helped me during my university practicals.

  • @mayboyx
    @mayboyx 2 года назад

    Thank you so much!

  • @user-kd7ld4ff4t
    @user-kd7ld4ff4t 6 месяцев назад

    super explanation

  • @veda6165
    @veda6165 3 года назад +4

    do you have tutorials for wiritng a verilog program for this design?

  • @jakobnilsson679
    @jakobnilsson679 3 года назад +2

    How would you go about this solution if you had to clock the counter manually, i. e. having one more signal (let's call it x)? Because in that case we can't solve it with Karnaugh, right? I have an assignment where I'm supposed to design a synchronous, manually clocked counter for 2-3-4-5-6-7-8, realised with D-flipflops, NAND-gates and inverters and am stuck at the state table.

    • @byakuya_nati1225
      @byakuya_nati1225 27 дней назад

      i guess you would have to use a 5 variable k-map

  • @jayantvijay1251
    @jayantvijay1251 2 года назад +1

    how did you simplify D3 in last by abar b+ a b bar???????????

  • @shanmugakamaleshm4254
    @shanmugakamaleshm4254 3 года назад +1

    This problem is binary up or down?

    • @fatemehmousavi5705
      @fatemehmousavi5705 3 года назад +2

      Up

    • @akhil9029
      @akhil9029 3 года назад

      @@fatemehmousavi5705 are you sure it is for up

    • @fatemehmousavi5705
      @fatemehmousavi5705 3 года назад +2

      @@akhil9029 If you mean that in this problem an up counter is designed, yes

    • @akhil9029
      @akhil9029 3 года назад

      I have a question can we chat in what's app if you have time..?

    • @fatemehmousavi5705
      @fatemehmousavi5705 3 года назад

      @@akhil9029 no sorry

  • @asha-techdotcom
    @asha-techdotcom 24 дня назад

    Thanks abunch