Q. 6.10: Design a serial 2’s complementer with a shift register and a flip‐flop. The binary number

Поделиться
HTML-код
  • Опубликовано: 1 июн 2020
  • Please Like, Share, and subscribe to my channel.
    Q. 6.10: Design a serial 2’s complementer with a shift register and a flip‐flop. The binary number is shifted out from one side and it’s 2’s complement shifted into the other side of the shift register.
    -----------------------------------------------------------------------------------------------------
    You can follow me on ----
    Facebook: / dhiman.kakati
    Twitter: / dhiman_kakati
    Instagram: dhiman_kaka...
    Researchgate: www.researchgate.net/profile/...
    Facebook Page: / lets-prepare-for-gate-...
    Problem solutions of the book Digital Design by Morris Mano and Michael Ciletti: • Q. 6.1: Include a 2‐in...
    Online Store:
    -----------------------------------------------------------------------------------------------------
    Wish you success,
    Dhiman Kakati
    (let's learn together)

Комментарии • 22

  • @lunachen5067
    @lunachen5067 3 года назад +3

    These are some life-saving tutorials! Thank you Professor!

  • @user-cf8jq2td1v
    @user-cf8jq2td1v 3 года назад +7

    How do you get the first diagram?
    I see you just write down the diagram first and explain it.
    But I don't know how can I get the diagram first.
    Thank you.

  • @fierybacon2158
    @fierybacon2158 3 года назад +2

    Where do we give the input for this circuit?

  • @discarded1669
    @discarded1669 Год назад +1

    can't we just do negation and then half adder with 1 to the i/o

  • @roselily-uf4rz
    @roselily-uf4rz 3 месяца назад

    In two's complement arithmetic, to negate a binary number, WE should:
    Keep all the bits unchanged up to and including the least significant '1'.
    Invert all the bits after the least significant '1'.
    In the circuit you've provided, if the input to the 'D' flip-flop (DFF) is '1', then its output (Q) will also be '1'. If this output is directly connected to an XOR gate with the bit value 'x' being processed, the XOR output will be the inverse of 'x', which is incorrect for the first '1' encountered when scanning from the least significant bit towards the most significant bit. After the first '1' is copied, subsequent bits must be inverted.As an example if we have 1010 the correct complemet is 0110 but this circuit we give us 0100.How ca we correct it and thank you .

  • @saipranavi3725
    @saipranavi3725 2 года назад

    Where can I get verilog code for this question?

  • @Nate.mp4
    @Nate.mp4 2 года назад +20

    I have watched this video 4 times over and have learned nothing

  • @user-xq6qj4vm5v
    @user-xq6qj4vm5v 7 месяцев назад

    You genius sir❤

  • @ibzih
    @ibzih 4 года назад +4

    great job!

  • @tonyguan3046
    @tonyguan3046 3 года назад +1

    at 3:19, you said 0 xor 0 is 0, which I don't think is correct.

  • @kewtomrao
    @kewtomrao 3 года назад +1

    Where will the input be fed into?Since the input is connected to the out put how can we feed the input?Thanks

  • @user-ku2lb1hp5r
    @user-ku2lb1hp5r 4 года назад +3

    The title should be 6.10, not 6.20

    • @DrDhimanKakati
      @DrDhimanKakati  4 года назад +2

      Thanks a lot. I have modified the title and description.

  • @user-ej5ne8yg1n
    @user-ej5ne8yg1n 8 месяцев назад

    Kehna kya chahte ho?

  • @nitindasiah991
    @nitindasiah991 3 года назад +4

    Hello CSE b, nitt