UVM Reporting | UVM S2

This is the Second video in the series UVM Tutorial. This video is about the UVM Reporting
UVM Reporting or Messaging has a rich set of message-display commands & methods to alter the numbers & types of messages that are displayed without re-compilation of the design. UVM Reporting also includes the ability to mask or change the severity of the message to adapt the required environment condition.
UVM Reporting has the concepts of Severity, Verbosity and Simulation Handing Behavior. Each of them can be independently specified and controlled. Now lets see what each of these indicates:
Severity:
Severity indicates importance
Examples are Fatal, Error, Warning & Info
Verbosity:
Verbosity indicates filter level
Examples are None, Low, Medium, High, Full & Debug
Simulation Handling Behavior:
This controls simulator behavior
Examples are Exit, Count, Display, Log, Call Hook & No Action
#UVM - Universal Verification Methodology is a standardized #methodology for verifying integrated circuit designs. It is a must for #VLSI engineers to understand.
We will create whole #tutorial series to understand UVM better.
Our approach is completely different. We just do not focus about the concepts but also discuss practical implementation and demonstration.
Your love always motivates us better. Like, Comment, Subscribe our channel and do ask for what similar kind of VLSI Series you want us to do.
Stay tuned to our channel #VLSIChaps.
Regularly variety of valuable content will be uploaded here.
Like, Share, Subscribe to our channel to get regular updates on VLSI.
Stay tuned to our channel VLSIChaps.
To get the latest knowledge of the field of VLSI, connect with the community VLSIChaps on various platforms.
Telegram: www.t.me/vlsic...
RUclips: / vlsichaps
Quora Space: vlsichaps.quor...
Medium: / vlsichaps
LinkedIn: / vlsi​
Gmail: [e-mail]
Facebook: / vlsichaps​
Instagram: / ​
Twitter: / vlsichaps
#uvm #universalverificationmethodology #verification #interviewpreparations #systemverilog​ #vlsichaps​ #electricalengineers​ #systemverilogtutorial​ #edaplayground​ #oop​

[@jyotiprasadkurmi2363]

This videos are actually helping me a lot. Thank you

[@vlsichaps]

Glad to know that.

[@vlsichaps]

Keep supporting our mission in possible ways.

[@mahaveerchougala4907]

Sir All videos on SV are really good and useful and also Please do upload more videos on UVM

[@guvvalavenkatesh7849]

Please do more videos regarding this. its useful for us

[@vlsichaps]

Very soon

[@sivalankalaanitha3022]

Pls upload more video on uvm

[@saisrikanth378]

Continue this playlist further with all the uvm topics

[@vlsichaps]

Sure dear.

[@keerthianil680]

sir your explanation is good .can u please do more videos on UVM topics like phases,factory,utility & field macros,virtual sequence and virtual sequencer ,tlm ports

[@vlsichaps]

Thank you sure.

[@gurushantshivankar3008]

please make more videos on more uvm topics

[@rutvikmakwana2191]

Sir when uploading more video on UVM?

[@vlsichaps]

This month.

[@suchitrajaee8379]

Sir can you make next video on TLM ports