I think you missed telling which one is danger either setup -ve or hold -ve. And if u given conclusion as setup -ve value is accepted but not for hold. Nice explanation, easily understand for freshers. :)
If clock is delayed, then the transmission gate will be turned after 5 ns and the data can be transferred only after TG is turned On and the setup time will be 3ns right, the clock delay can only cancel out delay due to Scanin combinational logic. It doesn't affect the original setup time. Correct me if I missed something
I just wonder how the setup time negative related to the skew. When seeing the timing report, we always tell that the negative skew is violation. Isn't this same meaning to have setup time negative?
How can setup time and hold time can chage they being constants?? I believe rather saying setup and hold time negative we should say hold slack and setup slack can be negative. Correct me if iam wrong.
Ma'am .. here Cp is the clock path delay for the clock of first transmission gate... and transmission gate in the loop has no clock path dalay... am I right ??
Hold only comes into picture when the clock tree gets built, due to skew, since skew is the major cause of hold violations. Since the clock is ideal in place(skew will be 0), there won't be significant hold violations at place.
![Seungmin "그렇게, 천천히, 우리(As we are)" | [Stray Kids : SKZ-PLAYER]](http://i.ytimg.com/vi/kAzmhLHePqU/mqdefault.jpg)
I think you missed telling which one is danger either setup -ve or hold -ve. And if u given conclusion as setup -ve value is accepted but not for hold. Nice explanation, easily understand for freshers. :)
Can i get u number
You were explaining very well
Mam can u do next videos on sdc contents , static and dynamic power Dissipations please
If clock is delayed, then the transmission gate will be turned after 5 ns and the data can be transferred only after TG is turned On and the setup time will be 3ns right, the clock delay can only cancel out delay due to Scanin combinational logic. It doesn't affect the original setup time. Correct me if I missed something
super understood it very clearlyy
It was a very good explanation.
Thanks :)
But this data combination logic is outside flip-flop then how we will consider if for negative hold flip flop?
hi mam , there is a typo error in last slide , it should be hold not setup for last two conditions
can addition of hold and setup time be negative?
I just wonder how the setup time negative related to the skew. When seeing the timing report, we always tell that the negative skew is violation. Isn't this same meaning to have setup time negative?
I can say we get negative clock skew due to routing path of clock for the two consecutive flipflops
Mam please make a video on end cap cell.
It can be 0 but not negative. Unless the clock is there how the gate opens and reach both the inverters?
How can setup time and hold time can chage they being constants?? I believe rather saying setup and hold time negative we should say hold slack and setup slack can be negative. Correct me if iam wrong.
Nice explanation.
excellent madam👏
Can u make video on calculation of derate
Thanks a lot 😁
excellent ma'am
Ma'am .. here Cp is the clock path delay for the clock of first transmission gate... and transmission gate in the loop has no clock path dalay... am I right ??
Hi Mam.. does negative and zero values of setup and hold, violates the functionality
always we will get only setup violation but hold violations come into picture after cts ? why
Hold only comes into picture when the clock tree gets built, due to skew, since skew is the major cause of hold violations. Since the clock is ideal in place(skew will be 0), there won't be significant hold violations at place.
can u expain in timing analysis
Good explanation
How to calculate setup time for any flop .. where we can find the setup value for particular flop.?
From the lookup tables in .lib file, setup_time or hold time =f(data_transition,clock_transition)
0:12 without any further delay hahaha
Can you tell about sdc file
pichikeka