JK Flip-Flop Explained | Excitation Table and Characteristic Equation of JK Flip Flop

Поделиться
HTML-код
  • Опубликовано: 10 июл 2024
  • In this video, the JK Flip-Flop is explained in detail. In this video, the working of the JK Flip-Flop is explained using the logic circuit. And the excitation table and the characteristic equation of the JK Flip-Flop are also derived.
    The following topics are covered in this video:
    0:00 Introduction
    1:41 Working and the Logic Circuit of the JK Flip-Flop
    8:51 Characteristic Equation of JK Flip-Flop
    12:07 Excitation Table of JK Flip-Flop
    16:43 Timing Diagram of JK Flip Flop
    18:05 Race Around Condition in JK Flip Flop
    For notes, check this link:
    bit.ly/3cna9FP
    For more videos on Digital Electronics, check this playlist:
    bit.ly/31gBwMa
    Other useful videos related to Flip-Flops:
    1) SR Flip-Flop:
    • SR Flip Flop Explained...
    2) D Flip-Flop:
    • D Flip-Flop Explained ...
    3) Latch and Flip-Flop:
    • Latch and Flip-Flop Ex...
    This video will be helpful to all the students of science and engineering in understanding the JK Flip-Flop.
    #ALLABOUTELECTRONICS
    #digitalelectronics
    #jkflipflop
    Support the channel through a membership program and also get additional perks:
    / @allaboutelectronics
    --------------------------------------------------------------------------------------------------
    Follow my second channel:
    / @allaboutelectronics-quiz
    Follow me on Facebook:
    / allaboutelecronics
    Follow me on Instagram:
    / all_about.electronics
    --------------------------------------------------------------------------------------------------
    Music Credit: www.bensound.com
  • НаукаНаука

Комментарии • 22

  • @ALLABOUTELECTRONICS
    @ALLABOUTELECTRONICS  2 года назад +6

    For notes on JK Flip-Flop, check this link:
    bit.ly/3cna9FP
    For more videos on Digital Electronics, check this playlist:
    bit.ly/31gBwMa

  • @SureshSuresh-jb6ju
    @SureshSuresh-jb6ju 10 месяцев назад +6

    Just so much in one video and so much clarification 🙌🏻

  • @johnmuchori6605
    @johnmuchori6605 11 месяцев назад +7

    Very rich content. Thank you

  • @vasue2849
    @vasue2849 2 года назад +2

    Just waiting for this

  • @mayurshah9131
    @mayurshah9131 2 года назад +1

    Excellent 👍👍

  • @nirbhayatiwari5425
    @nirbhayatiwari5425 Год назад +6

    Bhaiya where can I ask doubts regarding any topics of electronics ???
    Btw the video of flip flops are awesome 👍👍

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Год назад +3

      You can ask the doubts in the comments.

    • @abhiramadapa7870
      @abhiramadapa7870 6 дней назад

      @@ALLABOUTELECTRONICS When you mentioned a flip- flop to be a edge triggered, again why are you considering a level triggered JK flip-flop(for race around ), there's no meaning at all instead you could call it JK gated latch with clk input right ?

  • @DeekDownYT
    @DeekDownYT 4 месяца назад +1

    Im confused. How come a flip-flop rolls back on itself?

  • @brundabatibarik9180
    @brundabatibarik9180 Год назад +1

    i'm finding trouble from 16:58 (positive edge triggered flipflop). can you please share the vdo where the clock mechanism has been explained.

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Год назад

      Basically for the positive edge triggered flip-flop, at the rising edge of the clock, you need to see the value of J and K input. The value of the J and K input at the rising edge and the present output of the flip-flop ( just before the rising edge) will decide the next value of the flip-flop. Better you look at the D flip- flop video. In that also the timing diagram is explained. From D flip- flop timing diagram, you will easily understand the mechanism. And still if you have any doubt then let me know here.

    • @brundabatibarik9180
      @brundabatibarik9180 Год назад +1

      @@ALLABOUTELECTRONICS yes now I can make it out. Thank you so much for explaining everything in detail

  • @arkodasgupta0412
    @arkodasgupta0412 4 месяца назад +1

    Sir in 18:34, you said that if the flipflop is level triggered, are you referring to latch here? Like I thought flipflops are always edge triggered and latches are level triggered. So JK Latch should encounter race around condition if clock pulse, J and K all are high at the same time. But JK flipflop, being edge triggered will overcome this racing around condition. Pls correct me if I am wrong.

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  4 месяца назад

      Yes, what I mean to say was, instead of JK flip-flop if we have latch which is level triggered then race around condition is bound to happen. In case of edge triggered JK flip-flop, race around condition will be taken care.

    • @arkodasgupta0412
      @arkodasgupta0412 4 месяца назад +1

      @@ALLABOUTELECTRONICS ok sir thank you

  • @6blak197
    @6blak197 3 месяца назад

    Why 8:31 q is connected in both nor and nand ,to k?

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  3 месяца назад

      Q' is connected to the NAND gate where J input is applied, while the Q is connected to another NAND gate where the K input is applied.

  • @a.romano3083
    @a.romano3083 Год назад +2

    equalt to... ziroo

  • @faraday6521
    @faraday6521 Год назад +6

    not understanding the explanation, you're too fast and i think you might be skipping some important explanation steps, thanks for the videos anyway.👍

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Год назад +7

      In case, if you find it little fast then I would recommend you watch it at 0.75 X speed with subtitles. .Also for better understanding the concept, it would be good if you watch the videos in a sequence in the playlist. It might help you. And still if you have any doubt then I am happy to help you.