SERIAL IN SERIAL OUT Shift Register Verilog code using Xilinx Vivado tool

In this video I have expalined shift register operation in brief and the simulation and synthesis of the SISO shift register.
D Flip FLOP
• D Flip Flop."Demystify...
Verilog,Shift register,SISO,SIPO,PISO,PIPO,FlipFLOP,Simulation,VIVADO,MODELSIM,elcetronics,Digital electronics,Hardware Description language
#verilog
#vlsi
#vlsidesign
#vlsiprojects
#logicgate
#digitalelectronics
#btech
#mtechprojects
#mtech
#fpga
#electronic
#ece
#embeddedsystem
#vhdl
#xilinx
#vivado
#vlsigyan
#logicgate
#circuits
#combinationalcircuit
#sequentialcircuits
#multiplexer