Compiler directive & System tasks in Verilog | #14 | Verilog in English

Join our Telegram group for more discussion and get some outstanding materials for exams and interviews along with job/internship opening update : t.me/joinchat/...
#vlsipoint #verilog #VLSI #HDL #verilog_in_english
#System_tasks
#Compiler_directives
#Internal_variable_monitoring_system_task
#Simulation_control_tasks
#Simulation_time_related_tasks
System tasks (ST)
1. Internal variable monitoring ST
2. Simulation control Tasks
3. Simulation time related Tasks
There are tasks and functions that are used to generate input and output during simulation. Their names begin with a dollar sign ($).
1. Internal variable monitoring ST
$display
$write
$strobe
$monitor
$random
2. Simulation control Tasks
$reset
$stop
$finish
3. Simulation time related Tasks
$time
$stime
$realtime
Compiler directives
A compiler directive may be used to control the compilation of a Verilog description. The grave accent mark( ` )denotes a compiler directive.
A directive is effective from the point at which it is declared to the point at which another directive overrides it, even across file boundaries.
`define
`include
`timescale
Don't miss the Verilog videos:
Introduction to HDL | What is HDL? | #1 | Verilog in English
• Introduction to HDL | ...
Level of abstraction in Verilog | #2 | Verilog in English
• Level of abstraction i...
Modules and Instantiation in Verilog | #3 | Verilog in English
• Modules and Instantiat...
Simulation, Synthesis and Design methodology in Verilog | #4 | Verilog in English
• Simulation, Synthesis ...
Data types in Verilog | #5 | Introduction | Verilog in Hindi | VLSI Point
• Data types in Verilog ...
Net Data type in Verilog | #6 | Verilog in English | VLSI Point
• Net Data type in Veril...
Reg Datatype in Verilog | # 7 | Verilog in English | VLSI Point
• Reg Datatype in Verilo...
Vectors, Arrays, Memories, Parameters, Strings in Verilog | #8 | verilog in English | VLSI Point
• Vectors, Arrays, Memor...
Operators in Verilog | #9 | Verilog in English | VLSI Point
• Operators In Verilog |...
Practice-Set | #10 | Verilog in English | VLSI Point
• Practice-Set | #10 | V...
Gate Level Modeling | #11 | Verilog in English | VLSI Point
• Gate Level Modeling |...
Dataflow Modeling | #12 | Verilog in English | VLSI Point
• Dataflow Modeling | #1...
Behavioral Modeling | #13 | Verilog in English | VLSI Point
• Behavioral Modeling | ...
Compiler directive & System tasks in Verilog | #14 | Verilog in English
• Compiler directive & S...
Reference- verilog HDL : A Guide to Digital Design and Synthesis
By Samir palnitkar

[@nasirkhan-zk8dm]

superb good work. kindly please make video course on UVM too

[@vlsipoint]

Thanks Nasir! Surely will make videos on UVM. Stay connected ✌✌

[@bhuwankaushik4919]

Mam if we have two blocking statement like
a=0;
a=1;
$display("a = ",a);
$monitor("a= ",a);
what will be the output mam?

[@PhysicsNomad01]

display: a = 1
monitor: a = 0
monitor: a = 1

[@riyazuddinmohammed3508]

at 1:24 in 2nd point i think instead of $strobe there should be $write. correct me if i am wrong

[@kingwon7995]

Hello Ma'am!!
Please can you make a series on VHDL Language too!!

[@ramazain2264]

Hello
The telegram group link doesn’t work do can you send another one?

[@JNECLatheshav]

Tq mam❤

[@akhilapp1135]

Mam link has expired

[@shaiksaleem2204]

The given telegram link has expired can u provide new link to ask some doubts in verilog

[@amruthn3272]

Telegram link is not working

[@vlsipoint]

t.me/joinchat/9q2ZFEfADY5lZWVl
Use this link to join the group.

[@ashokk763]

Telegram link pls

[@darsanraj4563]

Hi Didi...
can u just go a bit slow in videos???
Becaus it is quite difficult to catch your words and points which u r saying Didi.....

[@kavitha4914]

Even I felt the same 😅.No sooner I preferred to go with 0.75 x speed

[@durgabhavanibadiganti3413]

mam can u share all the ppts to me

[@ganeshbagnal6524]

It was too fast. Could not understand clearly...