#21 Why delays are not synthesizsble in verilog or HDL | VLSI interview question

Поделиться
HTML-код
  • Опубликовано: 17 сен 2024
  • Why delays are not synthesizsble in verilog or in HDL has been explained in this verilog tutorial. Delays are ignored while designing digitial logic but delays are mostly used in testbench writing. Delays are not synthesizsble means synthesis tool can't convert a HDL code with delay into proper hardware.
    Lesson-1 Why verilog is a popular HDL • #1 Why verilog is a po...
    Lesson-2 Operators in verilog(part-1) • #2 Operators in Veril...
    Lesson-2 Operators in verilog(part-2) • Operators in Verilog (...
    Lesson-2 Operators in verilog(part-3) • Operators in Verilog( ...
    Lesson-3 Syntax in verilog • #3 Syntax in Verilog ...
    Lesson-4 Data types in verilog • #4 Data types in veril...
    Lesson-5 Vector and Array in verilog • #5 {Error:check descri...
    Lesson-6 Modules and port in verilog • #6 Module and port de...
    Lesson-7 Gate level modelling in verilog • #7 Gate level modelin...
    Lesson-8 Dataflow Modeling in verilog • #8 Data flow modeling...
    Lesson-9 Behavioral Modeling in verilog • #9 Behavioral modelli...
    Lesson-10 Structural Modeling in verilog • #10 How to write veri...
    Lesson-11 always block in verilog • #11 always block in V...
    Lesson-12 always block for combinational logic • #12 always block for c...
    Lesson-13 sequential logic in design • #13{Mistake:check desc...
    Lesson-14 always block for sequential logic • #14 always block for s...
    Lesson-15 Difference between latch and flip flop • #15 Difference betwee...
    Lesson-16 Synchronous and Asynchronous RESET • #16(MISTAKE-Read Descr...
    Lesson-17 Delays in verilog • #17 Delays in verilog ...
    Lesson-18 Timing control in verilog • #18 Timing control in ...
    Lesson-19 Blocking and Nonblocking assignment • #19 Blocking vs Non Bl...
    Lesson-20 inter and intra assignment delay in verilog • #20 Inter and intra as...
    Lesson-21 Why delays are not synthesizable • #21 Why delays are not...
    Lesson-22 TESTBENCH writing in verilog • #22 How to write TESTB...
    Lesson-23 Multiple always block in verilog • #23 Multiple ALWAYS bl...
    Lesson-24 INITIAL block in verilog • #24 INITIAL block in v...
    Lesson-25 Difference between INITIAL and ALWAYS block in verilog • #25 Difference between...
    Lesson-26 if else in verilog • #26 if-else in verilog...
    Lesson-27 CASE statement in verilog • #27 "case" statement i...
    Lesson-28 CASEX and CASEZ in verilog • #28 casex vs casez in ...
    Lesson-29 FOR loop in verilog • #29 "for" loop in veri...
    Lesson-30 WHILE loop in verilog • #30 "while" loop in ve...
    Lesson-31 FOREVER in verilog • #31 " forever " in ver...
    Lesson-32 REPEAT in verilog • #32 " repeat " in veri...
    Lesson-33 GENERATE in verilog • #33 "generate" in veri...
    Lesson-34 FORK-JOIN in verilog • #34 " fork and join " ...
    Lesson-35 named block in verilog • #35 Named block in ver...
    Lesson-36 TASK in verilog • #36 (MISTAKE-Read Desc...
    Lesson-37 FUNCTION in verilog • #37 (MISTAKE-Read Desc...
    Lesson-38 WIRE vs REG in verilog • #38 Wire vs Reg | when...
    Lesson-39 FSM-MEALY state machine in verilog • #39 Finite state machi...
    Lesson-40 FSM- MOORE state machine in verilog • #40 Finite state machi...
    My mail id - email2vesystem@gmail.com
    Please, don't send me mail asking for content(PPT,PDF) or any verilog code. For any other help you are most welcome.
    **** Happy Learning ****
    Don't forget to LIKE, subscribe 🔔 and comments.

Комментарии • 15

Следующие
Автовоспроизведение
#22 How to write TESTBENCH in verilog || use of $monitor, $display,$Stop,$finish in verilog24:21#22 How to write TESTBENCH in verilog || use of $monitor, $display,$Stop,$finish in verilog
#22 How to write TESTBENCH in verilog || use of $monitor, $display,$Stop,$finish in verilogComponent Byte
Просмотров 29 тыс.
#25 Difference between ALWAYS and INITIAL Block in verilog || VLSI interview question12:13#25 Difference between ALWAYS and INITIAL Block in verilog || VLSI interview question
#25 Difference between ALWAYS and INITIAL Block in verilog || VLSI interview questionComponent Byte
Просмотров 13 тыс.
#18 Timing control in verilog | Delay based, Event based,Level sensitive timing control with example25:55#18 Timing control in verilog | Delay based, Event based,Level sensitive timing control with example
#18 Timing control in verilog | Delay based, Event based,Level sensitive timing control with exampleComponent Byte
Просмотров 14 тыс.
I Spent 24 Hours With The World's Tallest Man!!15:07I Spent 24 Hours With The World's Tallest Man!!
I Spent 24 Hours With The World's Tallest Man!!Stokes Twins
Просмотров 19 млн
Emmys 2024 | Happy Days Reunion01:12Emmys 2024 | Happy Days Reunion
Emmys 2024 | Happy Days ReunionTVLine
Просмотров 360 тыс.
HIGHLIGHTS | ARGENTINA v AUSTRALIA | The Rugby Championship 202405:59HIGHLIGHTS | ARGENTINA v AUSTRALIA | The Rugby Championship 2024
HIGHLIGHTS | ARGENTINA v AUSTRALIA | The Rugby Championship 2024TRC & SUPER RUGBY PACIFIC
Просмотров 767 тыс.
The Talk - Curtis "50 Cent" Gives His 2 Cents on Kendrick Lamar Superbowl Halftime04:46The Talk - Curtis "50 Cent" Gives His 2 Cents on Kendrick Lamar Superbowl Halftime
The Talk - Curtis "50 Cent" Gives His 2 Cents on Kendrick Lamar Superbowl HalftimeThe Talk
Просмотров 435 тыс.
#16(MISTAKE-Read Description) Synchronous vs Asynchronous Reset || important VLSI Interview question20:18#16(MISTAKE-Read Description) Synchronous vs Asynchronous Reset || important VLSI Interview question
#16(MISTAKE-Read Description) Synchronous vs Asynchronous Reset || important VLSI Interview questionComponent Byte
Просмотров 17 тыс.
#27 "case" statement in verilog | if-else vs CASE || when to use if-else and case in verilog12:23#27 "case" statement in verilog | if-else vs CASE || when to use if-else and case in verilog
#27 "case" statement in verilog | if-else vs CASE || when to use if-else and case in verilogComponent Byte
Просмотров 12 тыс.
Basics of VERILOG | Procedural Statements - always & initial Block Declaration & Examples | Class-823:21Basics of VERILOG | Procedural Statements - always & initial Block Declaration & Examples | Class-8
Basics of VERILOG | Procedural Statements - always & initial Block Declaration & Examples | Class-8VLSI FOR ALL
Просмотров 3,9 тыс.
#38 Wire vs Reg | when to use wire and reg, confused ? must watch | All the rules for WIRE and REG44:19#38 Wire vs Reg | when to use wire and reg, confused ? must watch | All the rules for WIRE and REG
#38 Wire vs Reg | when to use wire and reg, confused ? must watch | All the rules for WIRE and REGComponent Byte
Просмотров 9 тыс.
#36 (MISTAKE-Read Description) TASK in verilog || Use and features of TASK |l explanation with code15:09#36 (MISTAKE-Read Description) TASK in verilog || Use and features of TASK |l explanation with code
#36 (MISTAKE-Read Description) TASK in verilog || Use and features of TASK |l explanation with codeComponent Byte
Просмотров 11 тыс.
Getting Started with Verilog37:40Getting Started with Verilog
Getting Started with VerilogHardware Modeling Using Verilog
Просмотров 97 тыс.
#28 casex vs casez in verilog | Explained with verilog code12:20#28 casex vs casez in verilog | Explained with verilog code
#28 casex vs casez in verilog | Explained with verilog codeComponent Byte
Просмотров 13 тыс.
#33 "generate" in verilog | generate block | generate loop | generate case | explanation with code8:56#33 "generate" in verilog | generate block | generate loop | generate case | explanation with code
#33 "generate" in verilog | generate block | generate loop | generate case | explanation with codeComponent Byte
Просмотров 12 тыс.
#19 Blocking vs Non Blocking assignment | frequently asked during VLSI JOB INTERVIEW |Very important26:14#19 Blocking vs Non Blocking assignment | frequently asked during VLSI JOB INTERVIEW |Very important
#19 Blocking vs Non Blocking assignment | frequently asked during VLSI JOB INTERVIEW |Very importantComponent Byte
Просмотров 24 тыс.
For my passenger princess ❤️ #tiktok #elsarca00:24For my passenger princess ❤️ #tiktok #elsarca
For my passenger princess ❤️ #tiktok #elsarcaElsa Arca
Просмотров 3,2 млн
Прозрачная МКПП - Что происходит в трансмиссии во время движения?20:08Прозрачная МКПП - Что происходит в трансмиссии во время движения?
Прозрачная МКПП - Что происходит в трансмиссии во время движения?Гараж 54
Просмотров 151 тыс.
Crypto staking explained: What is staking? How does it work? ⚡️ Hamster Academy03:42Crypto staking explained: What is staking? How does it work? ⚡️ Hamster Academy
Crypto staking explained: What is staking? How does it work? ⚡️ Hamster AcademyHamster Kombat
Просмотров 9 млн
Какие шины выбрать? Новые, Б/у или Китай1:00:22Какие шины выбрать? Новые, Б/у или Китай
Какие шины выбрать? Новые, Б/у или КитайКоманда АП
Просмотров 683 тыс.
Подробности уже завтра в шоу #ВопросРебром с Викторией Складчиковой 🤫00:20Подробности уже завтра в шоу #ВопросРебром с Викторией Складчиковой 🤫
Подробности уже завтра в шоу #ВопросРебром с Викторией Складчиковой 🤫Gazgolder
Просмотров 627 тыс.
ОСТРАЯ vs ОСТРЕЕ vs САМАЯ ОСТРАЯ ШАУРМА13:52ОСТРАЯ vs ОСТРЕЕ vs САМАЯ ОСТРАЯ ШАУРМА
ОСТРАЯ vs ОСТРЕЕ vs САМАЯ ОСТРАЯ ШАУРМАvanzai
Просмотров 1,5 млн
УГОСТИЛ БЕЛКУ МОРОЖЕНЫМ#cat #cats00:14УГОСТИЛ БЕЛКУ МОРОЖЕНЫМ#cat #cats
УГОСТИЛ БЕЛКУ МОРОЖЕНЫМ#cat #catsЛайки Like
Просмотров 1,3 млн
УВЕЛИЧИЛИ МОЩНОСТЬ СОВЕТСКИХ ИГРУШЕК В 10 РАЗ - Ч2!)20:48УВЕЛИЧИЛИ МОЩНОСТЬ СОВЕТСКИХ ИГРУШЕК В 10 РАЗ - Ч2!)
УВЕЛИЧИЛИ МОЩНОСТЬ СОВЕТСКИХ ИГРУШЕК В 10 РАЗ - Ч2!)GopherVid
Просмотров 584 тыс.