SR-Latch using NAND gates | Flip-flops | Telugu | B.Sc 6th Semester

D.Sai Kiran
Lecturer in Physics
SRNB Degree & PG College
Badvel
********************************
COPYRIGHT DISCLAIMER: some contents are used for educational purpose under fair use. Copyright disclaimer under section 107 after copyright act 1976, allowance is made for "fair use" for purposes criticism, news reading, comment, scholarship, teaching and research. Fair use is a use permitted by copyright statute that might otherwise be infringing. Non-profit educational and personal use tips the balance in favour of fair use.
**********************************
Farena corporate issue I am sorry and please contact us:
[e-mail]

[@SingamGeetashetty]

Your teaching is marvelous sir 🤝🙏🙏🙏🙏

[@saikirandonta2774]

Thank you 😊🙏

[@missy_sneha9250]

Superb explanation sir it is very helpfull to us plz continue your video sir👏👏👏

[@saikirandonta2774]

Sure ma...Thank you 😊 🤝🏻

[@tulasidasubaipalli904]

Nice explanation sir,it is very useful to us

[@saikirandonta2774]

Tq😊👍🏻

[@kavyatheegala5305]

Thank you so much it helped me a lot

[@saikirandonta2774]

😊🤝💐

[@ezazrocky5814]

Super sir chalaa Baga chepparu
Chinna suggestion enti ante
Video ni pause chey kunda continue ga record cheyandi

[@saikirandonta2774]

Ok.... Thank you 😊🤝🏻

[@siva9498]

Thank u sir pls do more videos on DE R20 jntuk

[@saikirandonta2774]

I'll try😊👍🏻

[@revanth_richards]

S=0 and R=1 previous o/p =0 anukunte same outputs vasthunnai sir ??

[@saikirandonta2774]

Ok... I'll check it out 🙂

[@nadipallisahithi8436]

Good explanation sir It useful 😄

[@saikirandonta2774]

Thank you 😊🤝🏻

[@nadipallisahithi8436]

D latch video

[@Saikumar-mx7co]

Nice explanation

[@saikirandonta2774]

Thank you 😊

[@tejashkaarthi1899]

Anna nee voice superb ga undi

[@saikirandonta2774]

Thank you 😊🤝🏻

[@tulasidasubaipalli904]

Please , explain about , shifts and register sir

[@padmabodilati1481]

Tq sir

[@saikirandonta2774]

😊👍🏻

[@c.s.echitti4339]

Happy teacher's day

[@saikirandonta2774]

Thank you 😊👍🏻

[@vamsibajineni7045]

Good explanation sir

[@saikirandonta2774]

Thank you 😊

[@ksaibharadwaj]

Sir cross coupled Anna SR latch Anna okate eey naa

[@saikirandonta2774]

SR (Set-Reset) Latch They are also known as preset and clear states. SR Latch is a circuit with: (i) 2 cross-coupled NOR gate or 2 cross-coupled NAND gate. (ii) 2 input S for SET and R for RESET. 😇👍🏻

[@vijayalakshmi-dz7bu]

Sir meeru 2nd condition s=0,r=1,q=0,q bar=1 tesukunnapudu q=0 of 1 edaina previous input iste compliment vastundi annaru, two correct ga vastundi annaru but q=0 tesunte compliment radu kada only q=1 , tesukuntene compliment vastundi plz clear my doubt.adel s=1 r=0 lo two conditions satisfy ayindi sir

[@saikirandonta2774]

Thank you ma 😊.... I'll Work out on this in my free time. What you are raising the doubt is absolutely correct. Good job👍🏻

[@ravanhelper5863]

Bro Set ki Q=1 avvaliga

[@saikirandonta2774]

Yes.... You r correct 😊👍🏻

[@sirilaxmi5156]

Nice

[@saikirandonta2774]

Thank you 😊

[@nimmakaya123]

Super sir

[@saikirandonta2774]

Thank you 😊🤝🏻

[@ukeerthana]

Love u darling

[@saikirandonta2774]

Thank you 😊🤝🏻

[@udaykumaruday4159]

Nuvvu Pedda Kiladi bro🙂
3:24 ki mundu and venaka SR LATCH Using Nor gates Tables different ga unnai
Kotha video cheyachu ga ala madhyalo tappuni teleyakunda right chesthey confusion avthundhi bro.

[@saikirandonta2774]

Ask me the doubt

[@udaykumaruday4159]

@@saikirandonta2774 no doubt bro ur best than others in teaching.