26 - Describing D Latches and D Flip-Flops in Verilog

[@BetterCallHardik]

Changing D @ the onset of pos edge and it got reflected in Q ; doesn't it violate the hold time condition ? The previous value of D should be reflected @ Q ?

[@GatX10AGUNDAM]

iirc this is without any timing parameters included, so everything is ideal