Why is the input impedance of op-amp very high and output impedance is very low?

This video explains two characteristics of op-amp: 1. The input impedance and the output impedance. It further talks about why is input impedance very high and output impedance is very low. This video illustrates these two concepts with the help of necessary diagram.
Explanation :The input impedance is very high to avoid any current to into the amplifier so that amplifier can amplify the input signal without any distortion.
The output should be very low so that there should not not be any drop in the output voltage.
To stay updated with the latest content, be sure to check out the other important videos on my channel. You can find the links below. Additionally, for more updates, stay connected with me on Instagram.
/ _edu__tech_
• What is gate induced d... - GIDL : Gate Induced drain leakage
• What is drain induced ... DIBL : Drain Induced barrier lowering
• Why do we consider PMO... Why is PMOS pull up and NMOS pull down network?
#semitech #gate_preparation #electronics#amplifier characteristics #input impedance

[@MichaelBruunCph]

Thank you for this good instructional video :)

[@semitech01]

Glad it was helpful!

[@nitintyagi3234]

Sir when drain and gate of a MOSFET connected , than nmos is in saturation mode , how it will act as a current limiter ckt. , to lower down the current

[@surajjaiswal1371]

But sir, if we want zero resistance then we shouldn't put any resistor over there?

[@semitech01]

yes, ideally it should be zero but practically it should be of negligible resistance..in the order of few ohms..