Hold Time in VLSI. How to fix hold time violation.

What is Hold Time in vlsi? How to fix hold time violations. Design prone to hold time
violations.Timing Ananlysis,Timing closure.
Setup time
• Setup Time in VLSI.. S...
#vlsi
#verilog
#ُrtl
#embeddedsystem
#vlsiprojects
#vlsidesign
#vhdl
#ece
#fpga
#vivado
#xilinx
#flipflops
#digitalelectronics
#digitalelctronicslectures
#electronic
#nptel
#timingclosure