Shift Register : Serial In Serial Out (SISO) Register Explained | Bidirectional Shift Register

Поделиться
HTML-код
  • Опубликовано: 26 ноя 2024

Комментарии • 26

  • @ALLABOUTELECTRONICS
    @ALLABOUTELECTRONICS  2 года назад +3

    For more videos on Digital Electronics, check this playlist:
    bit.ly/31gBwMa

  • @omthakkar4222
    @omthakkar4222 Год назад +11

    Wish we had teachers like you in our colleges!!

    • @Mingwofficial
      @Mingwofficial 7 месяцев назад

      our teacher also explains things in good manner but i missed this topic.

  • @poojashah6183
    @poojashah6183 2 года назад +3

    best explanation on shift registers👌🏻👌🏻👍🏻

  • @mayurshah9131
    @mayurshah9131 2 года назад +3

    Really very nice 👍👍

  • @sanjayshah9838
    @sanjayshah9838 2 года назад +1

    V. Nice Continue 👍

  • @रोहित1
    @रोहित1 2 года назад +1

    Thank you ❤️

  • @allspirituality8471
    @allspirituality8471 Год назад

    GOOD explanation

  • @shilpapatel793
    @shilpapatel793 2 года назад

    Very nice 👌👌👌👌

  • @yashaswinis45
    @yashaswinis45 2 года назад +1

    At 6:14, when you show the graphical output, I don't understand why the inputs change on every negative edge of the clock pulse. Is that an error? It should have coincided with every POSITIVE edge, right? Please clairify! P.S., love your videos!

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  2 года назад +1

      Input is bit stream which we want to feed into shift register. It is not necessary that, it should follow the clock signal. It can change independent of clock signal. But the shift register will respond to that input at the rising edge of the clock. I hope, it will clear your doubt. If you still have any doubt then let me know here.

    • @yashaswinis45
      @yashaswinis45 2 года назад +1

      Ahh got it, thanks a million!

  • @itterevanth4410
    @itterevanth4410 2 года назад

    very nice 👍👍

  • @SpandanaReddy-s2s
    @SpandanaReddy-s2s 25 дней назад

    Once again explain sir

  • @faneeshbansal
    @faneeshbansal Год назад

    Sir, what is the application and use of the siso in our digital logic design?

  • @eehod.gecg2019GovernmentEngine
    @eehod.gecg2019GovernmentEngine 22 дня назад

    i think u confuse its not SISO SIR. Its bidirectional shift register. for siso we need 8 clock pulses

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  22 дня назад +1

      For a SISO register of N-bits, to shift the N-bit data we require N clock pulses. The bi-directional shift register is covered from 13:10 onward.

  • @user-fo9ce3hr5h
    @user-fo9ce3hr5h 2 года назад

    can you say which software u using?

  • @deepboss1229
    @deepboss1229 2 года назад

    Please make videos in Hindi as well sir.

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  2 года назад +7

      Some time back, I have asked for the same to the viewers and have done the poll. But most of them ( more than 85%) wants the videos in English.

    • @deepboss1229
      @deepboss1229 2 года назад

      @@ALLABOUTELECTRONICS ok no problem, can you make playlist from basics in Hindi. I mean new series for Hindi or hindi English. For Hindi viewers. I think it will helpful for both Hindi and English viewers , also for viewers who don't known English or may bi Hindi properly. Well I am one of them. sir I request to you ,if you are comfortable. Thanks for replying my comment sir . Good day.

  • @KandhanM-n1o
    @KandhanM-n1o 6 месяцев назад

    in bidirectional register there is no enable input so after loading the data into the register how can we make sure there is no random input present in the input

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  6 месяцев назад +1

      Typically, it has to be there. But if it not there then you can use additional external logic, like you can disable the clock, so that once you write the data, no additional data can be written into register.

  • @SpandanaReddy-s2s
    @SpandanaReddy-s2s 25 дней назад

    I can't understand timing diagram sir

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  22 дня назад

      The timing diagram shows how the output of the each flip-flop in the shift register changes with every clock pulse. At the rising edge of the clock, whatever input that is present in front of each flip-flop (in this case, that is the output of the previous stage), it will be loaded in the flip-flop.
      The Q3 or the MSB of the shift register will follow the serial input at the every clock pulse.
      Q2 will follow the output of the Q3 at the every rising edge. And the same is the case of Q1 and Q0.
      Now, if you see the timing diagram then you can understand it easily. Here the outputs Q3, Q2, Q1 and Q0 of the flip-flops have been slightly shown delayed due to the propagation delay of each flip-flop.
      I hope, it will clear your doubt.

  • @punitakumari187
    @punitakumari187 2 года назад +1

    Thank you🥰