#12 CMOS current mirror topologies

Поделиться
HTML-код
  • Опубликовано: 3 янв 2025

Комментарии • 9

  • @somswyd
    @somswyd 3 года назад +3

    crisp and clear explanation... waiting for a continuation video for this video... :-)

  • @malashis
    @malashis 3 года назад +1

    Very well explained. Thanks a lot. Waiting for some Cascode current mirror design guidelines.

  • @tranhuuthong07
    @tranhuuthong07 Год назад +1

    Great Tutorial, thank you, Sir!

  • @arianharry
    @arianharry 3 года назад +2

    Nice Video. Can you explain how Source degeneration improved matching? Thanks

    • @analogsnippets
      @analogsnippets  2 года назад +1

      In very simple words source degeneration reduces gm of the MOS hence improves matching. Another way to look at it is by adding resistor you are making it closer to a V/R circuit. And since resistors are much better matched as compared to MOS, overall matching improves.

  • @SrinivasaraoYadla-c6j
    @SrinivasaraoYadla-c6j Год назад

    Can you please elaborate on why we cannot generate more than one output current branches in willson current mirror topology?

  • @gouravag
    @gouravag 2 года назад

    How about stacked mos topology.. ?? In that case what could be the effective gm? Please let me know.