Размер видео: 1280 X 720853 X 480640 X 360
Показать панель управления
Автовоспроизведение
Автоповтор
Hey all Follow "ExploreElectronicsPlus" RUclips channel for more on VLSI
Thank you sir for the detailed explaination
It is an wonderful tutorial on cadence. Thanks a lot ❤❤
amazing video,it will open new paths for beginners 😮😮
Follow "Explore Electronics Plus" RUclips channel for more on VLSI
Very easily explained. THANK YOU
Thank you so much sir...I'm willing to have more videos on cadence tool from your end. Once again thank you so much sir.
Thanks. Baraka Allah fik
Was really helpful for our lab sessions..Thank you...😊👌
👍v nice
Very good explanation sir thank you
Thanks so much sir for great experience 🙏🙏
If I want to add some plain text in schematic widow, then how can I do that ? Kindly answer.
very helpful! thank you!
Sir, can you explain the simulation using nclaunch tool for the netlist.v file which is generated in synthesis using genus tool.
I wil check
Bhadiya
Thank you , for this video
Can you please explain Tunnel fet circuit simulation using cadence with verilog A
Thank You Sir !!
From where do I download and install Cadence tools such as virtuoso 6.1.x with license ?
You need to purchase from the provider.
Sir please make a video of how to install cadence virtuoso
Excellent
Sir one video on downloading and setup of maguc vlsi tool sir please as we all cant have cadence tools it would be great help❤
Awesome
Sir, After completion of inverter simulation how can i open last work for layout design? It's difficult to design the schematic and simulate it once again, then process layout design
I don't have ADE L option for simulation. Can I do this with ADE explorer or ADE assembler?
No idea.. check once
I have the same issue did it work for you?
Suppose, i have taken a ckt and i have reduced the area of my design by having same logic. Then, can i show that using virtuoso ?
Yes!
Tqsm sir , really helpful
when I choose dc and try to select component parameters, it does not take me to the schematic to choose vpulse. could you help?
Check you have component window opened, try to select component.Else click on component selector and manually go to test schematic window
Sir, I downloaded Virtuoso, but there is no gpdk90 library. Where can I download virtuoso properly ??
Can you send me the gpdk180 folder? I have that missing
Hi !i haveva question!When X=1,nmos is on so Y=0When x=0,pmos is on so Y=1So Y =x~
Yes Y = ~x
@@ExploreElectronicsMuch appreciated 😊Problems:1.Is it static CMOS circuit? 2.Different in Pseudo CMOs design ? 3 application for what??😊😊
@@qemmm11yes it is. Pseudo nmos has more leakage than CMOS.
Bro can please design finfet structure in Cadence virtuoso
after completing the simulation, how to close and save file ?
How can I find threshold voltage from cadence
Where can I see
Threshold voltage in what design? or what u r looking for. not getting your qn properly.
How to find the reliability of the inverter. Please let me know
How to install this sir
Sir i am unable to select the outputs, can you give me another way to put outputs.
When I want to create pins it shows an error that basic library not attached
How to Download GPDK 180nm PDK
Bro, how much cost for this software
Can you please give the python script for this circuit?
I want to contact you. Kindly share it.
sujaygnk@gmail.com
Hey all Follow "ExploreElectronicsPlus" RUclips channel for more on VLSI
Thank you sir for the detailed explaination
It is an wonderful tutorial on cadence. Thanks a lot ❤❤
amazing video,it will open new paths for beginners 😮😮
Follow "Explore Electronics Plus" RUclips channel for more on VLSI
Very easily explained. THANK YOU
Thank you so much sir...I'm willing to have more videos on cadence tool from your end. Once again thank you so much sir.
Thanks. Baraka Allah fik
Was really helpful for our lab sessions..Thank you...😊👌
👍v nice
Very good explanation sir thank you
Thanks so much sir for great experience 🙏🙏
Follow "Explore Electronics Plus" RUclips channel for more on VLSI
If I want to add some plain text in schematic widow, then how can I do that ? Kindly answer.
very helpful! thank you!
Sir, can you explain the simulation using nclaunch tool for the netlist.v file which is generated in synthesis using genus tool.
I wil check
Bhadiya
Thank you , for this video
Can you please explain Tunnel fet circuit simulation using cadence with verilog A
Thank You Sir !!
From where do I download and install Cadence tools such as virtuoso 6.1.x with license ?
You need to purchase from the provider.
Sir please make a video of how to install cadence virtuoso
Excellent
Sir one video on downloading and setup of maguc vlsi tool sir please as we all cant have cadence tools it would be great help❤
Awesome
Sir, After completion of inverter simulation how can i open last work for layout design? It's difficult to design the schematic and simulate it once again, then process layout design
I don't have ADE L option for simulation. Can I do this with ADE explorer or ADE assembler?
No idea.. check once
I have the same issue did it work for you?
Suppose, i have taken a ckt and i have reduced the area of my design by having same logic. Then, can i show that using virtuoso ?
Yes!
Tqsm sir , really helpful
when I choose dc and try to select component parameters, it does not take me to the schematic to choose vpulse. could you help?
Check you have component window opened, try to select component.
Else click on component selector and manually go to test schematic window
Sir, I downloaded Virtuoso, but there is no gpdk90 library. Where can I download virtuoso properly ??
Can you send me the gpdk180 folder? I have that missing
Hi !i haveva question!
When X=1,nmos is on so Y=0
When x=0,pmos is on so Y=1
So Y =x~
Yes Y = ~x
@@ExploreElectronicsMuch appreciated 😊
Problems:
1.Is it static CMOS circuit?
2.Different in Pseudo CMOs design ?
3 application for what??😊😊
@@qemmm11yes it is. Pseudo nmos has more leakage than CMOS.
Bro can please design finfet structure in Cadence virtuoso
after completing the simulation, how to close and save file ?
How can I find threshold voltage from cadence
Where can I see
Threshold voltage in what design? or what u r looking for. not getting your qn properly.
How to find the reliability of the inverter.
Please let me know
How to install this sir
Sir i am unable to select the outputs, can you give me another way to put outputs.
When I want to create pins it shows an error that basic library not attached
How to Download GPDK 180nm PDK
Bro, how much cost for this software
Can you please give the python script for this circuit?
I want to contact you. Kindly share it.
sujaygnk@gmail.com