SPEF file in VLSI | Standard Parasitic Exchange Format file | .spef file in Physical Design

Поделиться
HTML-код
  • Опубликовано: 28 окт 2024

Комментарии • 22

  • @TeamVLSI
    @TeamVLSI  4 года назад +3

    Here is an announcement about the new blog which we have started.
    Link of the blog:
    teamvlsi.blogspot.com/
    Don't forget to subscribe and follow the blog. :)

  • @lingesh4793
    @lingesh4793 4 года назад +1

    Thank you very much. I have watched all 7 videos. please upload videos for the remaining file types too.

    • @TeamVLSI
      @TeamVLSI  4 года назад

      Sure @Linknath
      Work is in progress...

  • @rundongjia9010
    @rundongjia9010 4 года назад +1

    thank you very much, well explained, looking forward to see other videos.

    • @TeamVLSI
      @TeamVLSI  4 года назад

      Glad you liked it! More to come

  • @srkalla7152
    @srkalla7152 4 года назад +1

    Wonderful Sir....thankyou for such important notes

    • @TeamVLSI
      @TeamVLSI  4 года назад

      Thanks @srk. keep supporting !

  • @pavankumarVilasagar
    @pavankumarVilasagar 4 года назад +1

    Very well explained..

    • @TeamVLSI
      @TeamVLSI  4 года назад

      Thanks a lot Pavan, Keep watching and keep suggesting !!!

  • @benxu4505
    @benxu4505 3 года назад +1

    Hi team, I watched the video and it is really helpful. I have a question in the last example case, it seems that the tool use 1:1, 1:2 to represent the intermediate net node. I think the number on the left of colon is the net number to represent inp2. The number on the right is the node sequence number, right? I want to know any naming rule of the these node sequence numbers and how STA tool identify it to calculate RC?

    • @TeamVLSI
      @TeamVLSI  3 года назад +1

      Will Check and let you know. Can you mention the time where I have discussed that point?

    • @benxu4505
      @benxu4505 3 года назад

      @@TeamVLSI This example starts from 18:30 . And the RES parameter show the intermediate node happens at 23:45.

  • @maltikumari8677
    @maltikumari8677 4 года назад +1

    Very helpfull..😊😊

    • @TeamVLSI
      @TeamVLSI  4 года назад

      Thanks a lot 😊

  • @arunpandiyananbarasu1455
    @arunpandiyananbarasu1455 4 года назад +1

    Thankyou so much for video

    • @TeamVLSI
      @TeamVLSI  4 года назад

      So nice of you :)

  • @nilrathod9840
    @nilrathod9840 Год назад

    basically i have doubt in .spf file? is it the previous version of spef file ?

  • @mapytekh
    @mapytekh 3 года назад +1

    How to check if I have this SPEF tool in my version of software??? any command?

    • @TeamVLSI
      @TeamVLSI  3 года назад

      Hi Mohan sir,
      In case you are using Cadence tools ( your SPEF extraction tool will be Quantus)
      You can try
      source tool's path file ( bashrc/cshrc file) followed by command "which quantus" or "which qrc"
      Synopsys has starrc tool.
      use "which starrc"

    • @TeamVLSI
      @TeamVLSI  3 года назад

      Here is a list of popular tools used in industry which might also be useful to you.
      www.teamvlsi.com/2021/04/eda-tools-in-asic-industry.html

  • @bhavyabhatia2337
    @bhavyabhatia2337 Год назад

    Please explain .fsdb file also

  • @vinodshet27
    @vinodshet27 4 года назад

    Sdf is an extraction of spef file isn't it?