out of all the videos i watched this video is awesome and i understood so fluently . thank you very much from nepal i just suscribed ..keep up the good works
Respected mam, Since individual D flip flop is transparent (data in equals data out) what if the input signal in flip flop 1 goes to the 4th flpflop through intermediate flip flops before the end of first pulse?? What decide decide the duration of individual pulse??
why don't you use just 1 D-flipflop and get required output in just 3 clock cycles instead of using 3 D-flipflops?? like, what is the point of using 3 D-flipflops for a process that can be achieved easily with just 1 D-flipflop? I know 3-bit register requires 3 D-flipflops, but I can see that there is only one bit is processed at one clock cycle. I'm OK with your explanation but I need a meaning for this.
Check out Digital Electronics courses at: bit.ly/3aIM1ur
Use coupon "RUclips12" to get FLAT 12% OFF
Sis mi videos valla ADE pass avadaniki chala use aindhi thank you so much💛
Today I have BSc final exam. This video helps me lot. Thank u mam😍
you are better than my professor.
Shift register is my concept clear.
Thanks to much mam
Bsdiwala tera concept h re ee
Your teaching is too good mam all studuents are understandable
inglis
Wow amazing.. madam mashaAllah so beautifully u have taught.. ur student from pskistan✌🏻
Massalllah blast
@@rajeshjena5508 raam raam and rape🤣🤣🤣🤣
@@rajeshjena5508 bruh😂😂
@@umarverma 🤣🤣🤣🙌
out of all the videos i watched this video is awesome and i understood so fluently . thank you very much from nepal i just suscribed ..keep up the good works
really !
Best way for understanding basics clearly ever 👍
very helpful mam...........needed more information in practicals like include IC nos.
Extraordinary explaination.thanks a lot!.
Awesome explanation mam ..Thanks!!☺
faltu explanation
Thank you teacher! Great explanation😃
Thanks mam you helped me a lot
Thank you.
Very helpful mam...
Thank you so much mam 🙏
Fantastic explanation
Thank u mam❤
Wow wonderful explanation
Easy method to understand.
Easy to learn & to write
Thanks ma'am
Thankewww so much mam❤️
Well explained
thanku so much mam
Thankyou mam 🤎
Superb
Thanku mam
Respected mam, Since individual D flip flop is transparent (data in equals data out) what if the input signal in flip flop 1 goes to the 4th flpflop through intermediate flip flops before the end of first pulse?? What decide decide the duration of individual pulse??
wow loved it,
Mam is this a 3_ bit serial in serial out shift register?
I did not understand what is the difference between serial in seriol out and serial in parallel out
Why are you taking like that Q2 Q1 Q0 from left to right...In some books that is Q0 Q1 Q2 from left to right
How many stages of shift register??
A)5 stage
B) 8stage
C) no specified sequence of stage
IMPROVE YOUR ENGLISH AND THE WAY OF YOUR PRONOUNCIATION ....
Why D2 = Q2,
My Sir teaches me Dn = Qn+1
How is this ....Please anyone clear my doubt in English
For D flipflop the next state is independent on previous state.it only depends on input at that time
Mam but we should get the output as 110 , but you've considered the output as 011🧐, can anyone please clarify my doubt??
Please made tutorial on PISO Register
thanks you tachar
Mam we get the same input in q2 so why we need another bit to get in q0??
Nice✌😊
Four flip hoge to truth table same hi rhega ya nhi
mam,u could have taken any other example
Gud
Awsome
Ma'am what about parallel in serial out?
after 5 ck pulse we get 1 at Q0 so we need 6 ck pulse to pass 3bit into SISO register
Mam Explain the Hindi also
Yen is Equal to LOL
how to show it in a wave form
Please give me answer as early as possible mam
Why take n=4 bits only
REPEATEDLY SAYING.... IMPROVE YOUR CONVERSATIONS
why don't you use just 1 D-flipflop and get required output in just 3 clock cycles instead of using 3 D-flipflops??
like, what is the point of using 3 D-flipflops for a process that can be achieved easily with just 1 D-flipflop?
I know 3-bit register requires 3 D-flipflops, but I can see that there is only one bit is processed at one clock cycle. I'm OK with your explanation but I need a meaning for this.
Please input the translate:(
Clack pulse 😂😂😂😂😂
Parallel to serial conversion ka video lec nhi hai mem
can i please get link of what is shift register????
Clack pulse 😂😂😂😂
Agr aap Hindi m bol lo kya bigad jyga aapka😬😬😭
Ennn 😂😂😂😂