Successive Approximation type ADC Watch more videos at www.tutorialspoint.com/videot... Lecture By: Ms. Gowthami Swarna, Tutorials Point India Private Limited
i guess Im asking the wrong place but does anyone know a way to log back into an instagram account..? I was stupid forgot my login password. I appreciate any tips you can give me.
Good Question Sudheer. It is very clear that the Op-Amp is connected in open loop mode.V(-)>V(+) then vout=[-Vsat] and if V(+)>V(-) then Vout=[+Vsat]. If V(+)=V(-) then Vout=0.As the output is connected to the digital circuit one of the input is 0 Output of the digital block is 0. So, there is no impact on the already stored SAR Data.Finally, this is the finalized output.
Question: Let the analogue value of an input signal is 5, for reference value 1 for ADC. Considering that the ADC is 4 bits, write down at least 6 iterations to show the ADC process using successive approximation method (showing update in the binary digits of 4 bit). Please solve
There was a very good effort put in. I could understand as I am from India, but living in Ireland I can tell you that the poor language fluency might affect the number of viewers as it might entirely change the meaning of the sentence. For example, she said 'Three-bit data, searched all Eight-bits' @ 12:50 which makes no sense. I understand that she meant 'All the 8 combinations of 3-bit data were verified' but not everyone is going to understand. I have been following TutorialsPoint website for a long time and this is my honest feedback.
Check out Digital Electronics courses at: bit.ly/3aIM1ur
Use coupon "RUclips12" to get FLAT 12% OFF
Brillianty explained! Thank you Mam!
Mam please explain TWO STEP A/D CONVERTER
Your Explanation is Simply Superb.
Thank you for this lecture Mam
Thank you ma'am... Very easy understanding.... Ur explanation is also very nice...
Goddess of teaching ..thank u so much!
i guess Im asking the wrong place but does anyone know a way to log back into an instagram account..?
I was stupid forgot my login password. I appreciate any tips you can give me.
Finally its clear to me ,you had explained in a very simple way . Thankyou mam.
U r very good in explaining... thank you
Excellent explainatuon 🙂
Jizaq ALLAH
Ma'am for the third clock cycle Vin becomes equal to Vd i.e. 3. How will the Op-Amp respond to this? Thank you.
Super madam excellent exaplanaton to understanding the concept in easy manner. Thanks madamm
Clear cut explaination tq 4 spending ur valuable time mam
mind blowing explaination, had to comment to increase your engagement! thank you
I'm from Bangladesh. Thanks for your explanation. Now, it’s clear to me.
very well explaination ... 👍 it will help me tomorrow's paper.. thnx mam 👌
Shaikh Insha the paper is on 3rd dude
@@jackdanksterdawson112 after 1 year paper is on 3rd(i.e. tomorrow)
My paper is today 😅
Thank u so much mam its very very helpful....
wow. well explained! thanks mam!
Good Question Sudheer. It is very clear that the Op-Amp is connected in open loop mode.V(-)>V(+) then vout=[-Vsat] and if V(+)>V(-) then Vout=[+Vsat]. If V(+)=V(-) then Vout=0.As the output is connected to the digital circuit one of the input is 0 Output of the digital block is 0. So, there is no impact on the already stored SAR Data.Finally, this is the finalized output.
pls rply to my comment.thanks.
can some one
share practical Ckt ...immdtly
Very thanks mam for your class I cleared DLC easily😊.Thank you very much
will the value of voltage is equal to no of bit
Tq very good explanation.
Thank yew so much..Mam..understood very well
Thank you madam Garu tq very much 👍👍👍
Tq madam for explain in a underestand manner for me
Thank you so much ma'am
Finally I got this .....thanku so much mam
Thank you mam..iam big fan of your classes ....
Thanks for information 👌
Tqsm for big solution and help 😊
You are great mam
Nice explanation 👌👌👌👌👌👌👌👌👌👌👌
Thanks mam
Question: Let the analogue value of an input signal is 5, for reference value 1 for ADC. Considering that the ADC is 4 bits, write down at least 6 iterations to show the ADC process using successive approximation method (showing update in the binary digits of 4 bit).
Please solve
Mam yah block diagram exma main likh sakte h na
Thank you mam .... Very clear explanation and kindly give some important notes mam....
perfect explaination....clearly understood.....tq
But hum digital value find kese kare ? humko pata kese chalenga ki value digital me kya he?
Thank you so much mam
If I am giving Vin as 6v,then only one clock pulse if enough.
So can I say that for 3 bit o/p digital data , maximum clock pulse required is 3?
Nitish Kumar clocks required is independent of the input voltage
If it is n bit, it requires n click cycle, if n=3, it will give output at the end of 3rd clock pulse...
A great explanation from a very pretty lady; my introduction to S.A. type ADCs could not have been more genuine :)
Madam... monostable multivibrator using ic 555 time...plz explain madam...
Very nice explanation ma'am 🙏😇
Thank you Madam🙏🙏. Lvu u❣️
Please mam provide PDF of each lecture .
Thank you Mam..
❤❤from Nepal
Thanks mam you are the best
Thanks a lot Ma'am.
Bht bht acha explain kia.ap ne
So clear ma'am thank you
Superb explanation
May God bless u😊❤❤❤🎉🎉🎉
can some share practical Ckt ...immdtly
How to find vd?
Explained very well 👌👍
G हो च, हो जब हो गगन जब हो गगन हो गगन हो गगन हो जब हो जब हो जब हो गगन हो वच चह चहच हो जब हो गगन, चच हो च हो ,वहचच ,च,चच हच,जिसीसी ग,वचवव वच च
can some one
share practical Ckt ...immdtly
Really helpful.. Thankyou mam
Nice explaination
Thanks
Tq so much madam
Nice lecture mam
Thank you
can some share practical Ckt ...immdtly
Helpful...Thanks
Very nice explanation mam please explain... DAC
thanks😊
thankss mamm
Thanku so much mam🙏♥️
There was a very good effort put in. I could understand as I am from India, but living in Ireland I can tell you that the poor language fluency might affect the number of viewers as it might entirely change the meaning of the sentence. For example, she said 'Three-bit data, searched all Eight-bits' @ 12:50 which makes no sense. I understand that she meant 'All the 8 combinations of 3-bit data were verified' but not everyone is going to understand. I have been following TutorialsPoint website for a long time and this is my honest feedback.
You are right Melwyn....
Great explanation
Nice explanation
Mam if vin is 2volt then ans not came pls try
Very Good explain mam 👌
Nice explanation mam😊
Thank you maam
Thankyou ma'an
Tq so much mem ❤️❤️
Good explantion
What is msb
Simple explanation ❤❤❤
Thanks mam
What the result when they are equal
the previous result will be adopted. If 0 then it'll be 0, if 1 it'll get 1
If it is equal, then the bit which was set previously, that will be retained, if vin less than vdac, then the bit will be reset....
ty mam i understood everything but what if vin = vd ?? plz someone reply
When DAC output matches the analog signal, the input of DAC is equivalent digital signal.
ur doubt is valid i guess n i think its being defined in algorithm that vin=vd we get digital output
take it as 0
If Vin = Vd, bit which was set last will be retained and next bit will be set during next clock cycle and I will make a video especially on this..
Brilliant mam🙏👌👌👌
Really good mam
Ma'am I have a doubt .
When V(DAC)= V(In)
Then what should I do
Same doubt
Then it will act as a memory obviously. It will process the previous data itself.
Thanku mam
Salute u mam.
Ur words are not visible of clarity but teaching is soo excellent
Very clear mam🤗
Didi you are best
theory is Good ..
Kindly share Practical Ckt..
Tq
Always valuablr
Good..
Mam if vin equal to vd then what happen
The bit which was set in the previous clock cycle will be retained and next bit will be set....
I understood this sarcute..!
5:22 😂😂
Your resolution depend on its dac module basically.. playing with it , you can increase it too.. 😉, (saying as designer)
Your resolution really depends on the SAR Logic Circuit. The DAC is the easiest part.
watching this before few hours of exam
Mam what if when Vin is equal to Vd
We get the v in value in digital form
If Vin equal to Vd, the that bit which was set during last clock cycle will be retained and next significant bit will be set....
at 9.20 it is wrong
madam
Mam please explain pipelined adc concept as early as possible
i learn more from youtube videos made by indians than i do from school
good clssas
Very good
can some one
share practical Ckt ...immdtly