Clocking block with examples in SystemVerilog

[@NaveenC-t5c]

Contents that you're teaching are literally too good. Keep doing many videos, could you please share the notes if possible.

[@susheelapatagar]

Thank you.
I dont have notes but I can share the ppt if you want.
[e-mail]

[@kljadhav7072]

Ma'am your way of teaching is awesome please don't stop making videos there very less teachers making vlsi content. Its our job to support you please don't give up

[@susheelapatagar]

Thanks for the support🥰

[@harjeetsingh-ey4fh]

U r the best mam keep going

[@susheelapatagar]

Thank you.😍

[@Zumbagaming2]

Please upload more videos about SV regions and constraint questions it's a humble request

[@susheelapatagar]

@@Zumbagaming2 Yeah. I have already covered sv regions and constraint questions will be available in shorts video. Please checkout "interview questions" playlist.