"Your dedication to teaching on RUclips is truly inspiring. I've learned so much from your videos, and it has helped me. Thank you for sharing your knowledge and enthusiasm with the world!"
Your Appreciations, care and share matters a lot to me. #EnginneringLove. All the subjects playlist of Engineering Funda is available in comment section. Share it with your friends to support us. Your positive comments motivates me and person like me get boosted by my students feedback. Thanks and welcome 🙏
Sir, you mentioned, according to you, if we consider an NMOS as a non-linear transistor, then at linear region, we shall have higher resistance over saturation region. But how is this true? Measuring R = Vds/Ids, we see that in linear region, R = 1/[knVov - knVds/2], which means resistance increases with increasing Vds. Now, at saturation region, the value of R = 2/knVov, which is maximum for linear region. Onwards in saturation region, we see R = 2Vds/knVov², which is higher than that at linear region. Also in this logic, when input is LOW, output should be high; so load is in linear region and its resistance must be pretty low. As input is HIGH, output should be low; in this case we see current is flowing and load is in saturation. So higher resistance should be there for a proper voltage drop to make output Logic 0. Kindly correct me for any mistakes.
In upnext lectures you are explaining about cmos inverter .... Right now I am going through Sung Mo Kang CMOS digital integrated circuit ... In chapter 5 topic 3 they have explained depletion - load nmos interver .... Where they have mentioned Vout < VDD + VT (load) (load transistor is in saturation ) .... How they come up with Vout < VDD + VT (load) ?
I already told you, to see my playlist in sequence and I am sure, you will never get confused with such questions. It cannot be explained by comments here.
Resistor occupies more area when fabrication comes into picture. Instead we opt for depletion mode transistor which can act as a resistance when gate tied to output node thus occupying same area as NMOS transistor.
🔥All Premium Courses Link of Engineering Funda🔥
docs.google.com/spreadsheets/d/1LeLxZPGiMB_ZDZggbZp3P7fK516pXYhVgZA__djNkWM/edit#gid=0
"Your dedication to teaching on RUclips is truly inspiring. I've learned so much from your videos, and it has helped me. Thank you for sharing your knowledge and enthusiasm with the world!"
Your Appreciations, care and share matters a lot to me. #EnginneringLove.
All the subjects playlist of Engineering Funda is available in comment section. Share it with your friends to support us.
Your positive comments motivates me and person like me get boosted by my students feedback. Thanks and welcome 🙏
Sir make a video of calculation of voltages for depletion load inverter
Sir, you mentioned, according to you, if we consider an NMOS as a non-linear transistor, then at linear region, we shall have higher resistance over saturation region. But how is this true?
Measuring R = Vds/Ids, we see that in linear region, R = 1/[knVov - knVds/2], which means resistance increases with increasing Vds. Now, at saturation region, the value of R = 2/knVov, which is maximum for linear region. Onwards in saturation region, we see R = 2Vds/knVov², which is higher than that at linear region.
Also in this logic, when input is LOW, output should be high; so load is in linear region and its resistance must be pretty low. As input is HIGH, output should be low; in this case we see current is flowing and load is in saturation. So higher resistance should be there for a proper voltage drop to make output Logic 0. Kindly correct me for any mistakes.
⬇ *Premium Courses of Engineering Funda* ⬇
✅ *༺🚩Computer Network 🚩༻* - ruclips.net/p/PLgwJf8NK-2e6fvY8yegkzDBiK7ywj8ZhK
✅ *༺🚩Computer Architecture & Organization 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7XZXcFujMw--IDZ2nnsXNT
✅ *༺🚩ARM Processor 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7nFEozQhZDZDSm09SwqbGP
✅ *༺🚩Internet of Things - IoT 🚩༻* - ruclips.net/p/PLgwJf8NK-2e6FvFUItZbGYnKiqjrlLpCb
✅ *༺🚩Microprocessor 8085 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5vHwmowy_kGtjq9Ih0FzwN
✅ *༺🚩Microprocessor 8086 🚩༻* - ruclips.net/p/PLgwJf8NK-2e4oAeDid0hwuiol_RJdscrp
✅ *༺🚩AVR Microcontroller 🚩༻* - ruclips.net/p/PLgwJf8NK-2e55CdbY_WnY6pejPHoojCkJ
✅ *༺🚩8051 Microcontroller 🚩༻* - ruclips.net/p/PLgwJf8NK-2e49i6neo70aGtFLvKeZ3IQD
✅ *༺🚩80386 & Pentium Processor 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7f4yPj6AbrUoburKwX0fFA
✅ *༺🚩Embedded System 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5xvXygtghfi-tzyeACx7CO
✅ *༺🚩VLSI 🚩༻* - ruclips.net/p/PLgwJf8NK-2e6au9bX9P_bA3ywxqigCsaC
✅ *༺🚩Digital Electronics 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7nYSG31YWEUfwgAp2uIOBY
✅ *༺🚩Network Theory 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7AccPu8mUhhsJNol9uIKTJ
✅ *༺🚩Control Engineering 🚩༻* - ruclips.net/p/PLgwJf8NK-2e43et6qbo4IqYSJCv-6kN90
✅ *༺🚩Electromagnetic Theory 🚩༻* - ruclips.net/p/PLgwJf8NK-2e4I_YltJja47CwZJkzNWK89
✅ *༺🚩Power Electronics 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5Hnu82T1CYLZ8kbZs4Jx8x
✅ *༺🚩Electronic Devices 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5G05PTgyTTSVyzTOKRfmTn
✅ *༺🚩Signal and System 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7VdLw7PebRTcZXb_4nKeVh
✅ *༺🚩Optical Communication 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7CDIWsh61eItP9iRw1EIQc
✅ *༺🚩Analog Communication 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7uyUYrpgUUQowmRuKxRdwp
✅ *༺🚩Digital Communication 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5PngHbdEadEun5XPvnn00N
✅ *༺🚩Antennas & wave Propagation 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7tzLIDL4aXUbtRFY3ykmkT
✅ *༺🚩Microwave Engineering 🚩༻* - ruclips.net/p/PLgwJf8NK-2e6A4Mtxud6xPHE1UecxWsHW
✅ *༺🚩Basic Electronics 🚩༻* - ruclips.net/p/PLgwJf8NK-2e76qHT4VOu9uTw8wj0i4blS
✅ *༺🚩Analog Electronics 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5u1DJ5jfTcj6m1GX-cEdm8
✅ *༺🚩Digital Signal Processing 🚩༻* - ruclips.net/p/PLgwJf8NK-2e4QMlcn_WS85C78UFFNTcbp
✅ *༺🚩RADAR Engineering 🚩༻* - ruclips.net/p/PLgwJf8NK-2e4KmA52Jw3-JhDhFIDQZ9Bv
✅ *༺🚩Audio Video System / TV 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7EJcPI0P_DMw49ufTYfuOz
✅ *༺🚩Engineering Drawing/ Graphics 🚩༻* - ruclips.net/p/PLgwJf8NK-2e79xuABrIQeXYlGuuickEz7
✅ *༺🚩Basic Mechanical Engineering 🚩༻* - ruclips.net/p/PLgwJf8NK-2e7Fe4vAYDaL0bpseGNhc9on
✅ *༺🚩Mechanics of Solid 🚩༻* - ruclips.net/p/PLgwJf8NK-2e53xcLCS7ay2iLRolNxyxFk
✅ *༺🚩Theory of Computation 🚩༻* - ruclips.net/p/PLgwJf8NK-2e6GfXdwqWX5YmszV2KGv-yl
✅ *༺🚩Java Programming 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5BeN1WTXg1ENPtkRR3SfCI
✅ *༺🚩Python Programming 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5pY2eB-Lht2_CerQue0Xo4
✅ *༺🚩Placement Test series on C 🚩༻* - ruclips.net/p/PLgwJf8NK-2e5ovLgoJkv0Pn58UrucrTPt
✅ *༺ Please Share it with your friends to support us. ༻*
👉 *༺ You can also support us by joining us ༻* : ruclips.net/channel/UCdlnqMpRrMcClK2fT6z8EEwjoin
Can you make video on equation of depletion load inverter
Can you please explain how you have decided load nmos is in linear region and saturation region ?
For that go through my playlist in sequence and you get it exactly how it is in linear and saturation
In upnext lectures you are explaining about cmos inverter .... Right now I am going through Sung Mo Kang CMOS digital integrated circuit ... In chapter 5 topic 3 they have explained depletion - load nmos interver .... Where they have mentioned Vout < VDD + VT (load) (load transistor is in saturation ) .... How they come up with Vout < VDD + VT (load) ?
I already told you, to see my playlist in sequence and I am sure, you will never get confused with such questions. It cannot be explained by comments here.
@@niharikamodi5540 There (in the book) they have clearly mentioned that the condition corresponds to
Vds,load > Vgs,load - Vt,load - - - - - (1)
Vgs,load = 0
Vdd = Vds,load + Vout (KVL at o/p)
Vds,load= Vdd - Vout - - - - - (2)
Substitute (2) in (1)
Vdd - Vout > 0 - Vt,load
By rearranging
Vdd + Vt,load > Vout
@@junedmg8703 are bhaai bhaai😅
sir, what if we have a pmos driver in the same circuit, please reply sir
Sir I have doubt for enhancement mode I think it have dotted lines...but u are saying dotted lines for depletion
same
Thank you sir .
Your positive comments motivates me, Thanks and welcome 🙏
Sir why Vt of load is always negaitive for dep mosfet?
bhai depletion type hai channel ko deplete karna hai
why there is symbol change for depletion type MOSFET
Why depletion load inverter layout area is small?
Why ?
Resistor occupies more area when fabrication comes into picture. Instead we opt for depletion mode transistor which can act as a resistance when gate tied to output node thus occupying same area as NMOS transistor.
it's only in saturation from VIL up to Vth of the inverter not VIH
Can u help me in pmos inverter with driver as pmos and load as depletion type nmos?
As we know that nmos is good to pass logic 0 then why when we give logic 0 to gate the nmos act as open switch???
It is as per circuit.
Sir graph ko explain bhi karna tha graph to hai hi hamare pass😢
IL IH calculation
can we have this in Hindi?
Nope
@@EngineeringFunda It's okay, no problem at all. Thanks for great videos.
Your positive comments motivates me, Thanks and welcome 🙏