Q. 6.17: Design a four‐bit binary synchronous counter with D flip‐flops || Complete design steps

Please Like, Share, and subscribe to my channel.
Q. 6.17: Design a four‐bit binary synchronous counter with D flip‐flops || Complete design steps
-----------------------------------------------------------------------------------------------------
You can follow me on ----
Facebook: / dhiman.kakati
Twitter: / dhiman_kakati
Instagram: dhiman_kaka...
Researchgate: www.researchgate.net/profile/...
Facebook Page: / lets-prepare-for-gate-...
Problem solutions of the book Digital Design by Morris Mano and Michael Ciletti: • Q. 6.1: Include a 2‐in...
Online Store:
-----------------------------------------------------------------------------------------------------
Wish you success,
Dhiman Kakati
(let's learn together)

[@purya8845]

Thank you so much, it was very helpful

[@carenyoussef6267]

Today is my birthday and u made it 10 times better.

[@amnah3449]

Perfect explanation, thanks

[@aashnavaid6918]

thank you! it was helpful.

[@spenceriannantuono9030]

Greatest of all time.

[@marcelhusar7819]

Great explanation.

[@mayboyx]

Thank you so much!

[@user-kd7ld4ff4t]

super explanation

[@asha-techdotcom]

Thanks abunch

[@prathimareddy689]

Thankyou so much for the video.It helped me during my university practicals.

[@jakobnilsson679]

How would you go about this solution if you had to clock the counter manually, i. e. having one more signal (let's call it x)? Because in that case we can't solve it with Karnaugh, right? I have an assignment where I'm supposed to design a synchronous, manually clocked counter for 2-3-4-5-6-7-8, realised with D-flipflops, NAND-gates and inverters and am stuck at the state table.

[@byakuya_nati1225]

i guess you would have to use a 5 variable k-map

[@veda6165]

do you have tutorials for wiritng a verilog program for this design?

[@jayantvijay1251]

how did you simplify D3 in last by abar b+ a b bar???????????

[@shanmugakamaleshm4254]

This problem is binary up or down?

[@fatemehmousavi5705]

Up

[@akhil9029]

@@fatemehmousavi5705 are you sure it is for up

[@fatemehmousavi5705]

@@akhil9029 If you mean that in this problem an up counter is designed, yes

[@akhil9029]

I have a question can we chat in what's app if you have time..?

[@fatemehmousavi5705]

@@akhil9029 no sorry