Read and write cycle bus cycle of 8086 in maximum mode

Поделиться
HTML-код
  • Опубликовано: 18 янв 2025

Комментарии • 20

  • @rishiuc
    @rishiuc Год назад +1

    BEST VIDEO I EVER FOUND THE COMPLETE PACKAGE

  • @sonytv_livesharktank
    @sonytv_livesharktank Год назад +2

    Mam are these read/write diagrams ok to draw in exams as I have prepared them only

  • @rishiuc
    @rishiuc Год назад +1

    THANK YOU MA'AM

  • @LEETanjubagri
    @LEETanjubagri 3 года назад +1

    mam yeh jo apne side m s0 s1 s2 likha h isme b pattern according change krna h? on timing 16:22 kyunki design to same hi rh rha h

    • @TheVertex-Engg-Lectures
      @TheVertex-Engg-Lectures  3 года назад

      Yes pattern changes. It is different for ioread write , memory read write etc. It is given in more detail in pin diagram video

    • @LEETanjubagri
      @LEETanjubagri 3 года назад

      @@TheVertex-Engg-Lectures ok thanku mam

    • @word___addict8768
      @word___addict8768 Год назад +1

      @@TheVertex-Engg-Lectures Ma'am, Could you tell me why memory writes have a propagation delay?

    • @TheVertex-Engg-Lectures
      @TheVertex-Engg-Lectures  Год назад

      @@word___addict8768 it's not delay, write goes low when data flows on ad0 to ad15

    • @word___addict8768
      @word___addict8768 Год назад

      @@TheVertex-Engg-Lectures no ma'am not for write bar i m asking for ad0 to ad15

  • @aminul_islam_rafi
    @aminul_islam_rafi 2 года назад +1

    Mam we know that transreceiver is for data transfer .But during t1 cycle why you pass address to this ?

    • @TheVertex-Engg-Lectures
      @TheVertex-Engg-Lectures  2 года назад

      Without passing address we can not access data. Watch queue instruction working video for clear understanding

    • @aminul_islam_rafi
      @aminul_islam_rafi 2 года назад +1

      @@TheVertex-Engg-Lectures Mam is it like this ? First address pass. than it pass the data by transreceiver.

    • @TheVertex-Engg-Lectures
      @TheVertex-Engg-Lectures  2 года назад +1

      @@aminul_islam_rafi yes

    • @aminul_islam_rafi
      @aminul_islam_rafi 2 года назад +1

      @@TheVertex-Engg-Lectures Mam last question ?
      Timing diagram for maximum mode .you upload two vedio one is english and another is hindi .
      in two different vedio diagram is different now i have a confusion which one is correct?

    • @TheVertex-Engg-Lectures
      @TheVertex-Engg-Lectures  2 года назад

      @@aminul_islam_rafi for maximum mode block diagram refer any, both are correct. For timing diagram refer seperate video on timing diagram/ bus cycle in Hindi

  • @himanshudubey690
    @himanshudubey690 7 месяцев назад +1

    Mam ek hi topic pr 2 vedio ku bnayi hai