sta lec17 Understanding timing report part-1 | static timing analysis tutorial | VLSI

Поделиться
HTML-код
  • Опубликовано: 24 ноя 2024

Комментарии • 8

  • @nikitak3605
    @nikitak3605 2 года назад +2

    best video series on sta...thanks alott..keep posting on PD too. Like solving drc, lvs etc

  • @shadysworld8812
    @shadysworld8812 3 года назад

    Very informative video

  • @rashmits1834
    @rashmits1834 2 года назад

    Sir understood it's only for reg2reg path

  • @harshithas4120
    @harshithas4120 2 года назад

    Well explained!

  • @rashmits1834
    @rashmits1834 2 года назад

    Sir, why isn't the calculation done for Q of capture ff?

  • @saharshamuda1350
    @saharshamuda1350 2 года назад

    Is it 43ps or 435ps at the D pin of Capture Flip flop?

    • @saharshamuda1350
      @saharshamuda1350 2 года назад

      @@VLSIAcademyhub Okay, thanks. Great videos btw 👍.

  • @rnsuriyakiran5065
    @rnsuriyakiran5065 2 года назад

    435 ps is the arrival time