2 VLSI projects (Verilog) that added value to my resume |

Two vlsi verilog projects explained in this video are:
1.RISC processor by Indranil sen Gupta NPTEL lectures IIT Kharagpur
2. FIFO depth implementation in verilog
I have also shared the questions asked in the interview
keywords:
Vlsi placements
Low gate score
Vlsi in iit
coap 2024
Coap round 1 2024
Coap round 2 2024
Coap round 3 2024
Coap round 4 2024
Coap round 5 2024
iit admission
vlsi branch
ccmt 2024
ccmt round 1 2024
ccmt round 2 2024
ccmt round 3 2024
ccmt round 4 2024
ccmt round 5 2024
coap special round
ccmt special round
vlsi in iit bombay
vlsi in iit madras
vlsi in iit delhi
vlsi in iit kanpur
vlsi in iit karagpur
vlsi in IIT Guwahati
vlsi in iit hyderabad
vlsi in iit mandi
vlsi in iit tirupathi
vlsi in nit goa
vlsi in nit tirchy
vlsi in nit suratkal
vlsi in nit calicut
vlsi in nit rourkela
vlsi in nit silchar
vlsi in nit jaipur
vlsi in nit kurukshetra
vlsi in nit srinagar
vlsi in nit raipur
vlsi in nit
vlsi allied branches in iit
vlsi in nit
vlsi in iiit
vlsi
vlsi ktu s6 ece 2019 scheme
vlsi design
vlsi important questions r20 jntuk
vlsi design flow
vlsi tutorial for beginners
vlsi ktu s6 ece 2019 scheme module 2
vlsi important questions
vlsi course
vlsi physical design
vlsi engineering funda
vlsi and chip design important questions
vlsi academy
vlsi aktu
vlsi academy physical design
vlsi academy sta
vlsi and embedded system
vlsi and chip design in tamil
vlsi and chip design
vlsi architecture
vlsi analog layout design
antenna effect in vlsi
asic design flow in vlsi
analog vlsi design
ad hoc testing in vlsi
atpg in vlsi
asic flow in vlsi
adi teman vlsi
analog vlsi design nptel
a day in the life of a vlsi engineer
ad hoc testable design techniques in vlsi
vlsi basics
vlsi basics for beginners
vlsi backend adventure
vlsi by vaibhav jain
vlsi by engineering funda
vlsi backend course
vlsi based projects for ece
vlsi btech lectures
vlsi basic concepts
vlsi broadband communication circuits
bicmos inverter in vlsi
built in self test in vlsi
boundary scan test in vlsi
barrel shifter in vlsi
body bias effect in vlsi
best vlsi training institute in bangalore
body effect in vlsi
boundary scan in vlsi
bipolar technology in vlsi
basics of vlsi design
vlsi course for beginners
vlsi career opportunities
vlsi chip design
vlsi course with placement
vlsi course telugu
vlsi chip design important questions
vlsi circuit design ktu s6 2019 scheme
vlsi course details
vlsi companies in india
cmos inverter in vlsi
cpld architecture in vlsi
cmos digital vlsi design nptel
clock gating in vlsi
crosstalk in vlsi
clocked cmos logic in vlsi
channel length modulation in vlsi
carry skip adder in vlsi
cadence tool for vlsi design
carry select adder in vlsi
vlsi design course
vlsi design aktu
vlsi design in tamil
vlsi design nptel
vlsi design flow in telugu
vlsi design playlist
vlsi design full course
vlsi design in telugu
design for testability in vlsi
domino logic in vlsi
digital vlsi design
dynamic logic circuits in vlsi
dft in vlsi
driving large capacitive loads in vlsi
design and analysis of vlsi subsystems nptel
design rules and layout vlsi
dynamic cmos logic in vlsi
double patterning in vlsi
vlsi engineer
vlsi expert
vlsi engineer salary
vlsi engineer life
vlsi education 4u
vlsi engineer roadmap
vlsi engineer salary in india
vlsi expert sta
vlsi engineer work
elmore delay model in vlsi
engineering funda vlsi
ec3552 vlsi and chip design important questions
gate ece
gate ece 2024
gate ece preparation strategy 2025
gate ece full course
gate ece preparation strategy 2025
gate ece 2025 answer key
gate ece topper interview
gate ece 2025
gate ece aptitude questions
gate ece air 1
gate ece answer key 2024
gate ece analog electronics
gate ece aptitude
gate ece analysis
gate ece analog circuits
gate ece answer key
mtech in vlsi
mtech in vlsi and embedded system
mtech in vlsi without gate
mtech in vlsi design
mtech in vlsi iit
vlsi branch in mtech
mtech in microelectronics and vlsi
mtech vlsi in nit
b tech in vlsi
mtech vlsi course
m.tech in vlsi
m tech vlsi design
mtech mvlsi iisc
mtech vlsi interview
mtech vlsi in iit
gate level simulation in vlsi
mtech vlsi nit warangal
mtech vlsi placement
mtech vlsi projects
mtech vlsi subjects
Nvidia interview experience
Nvidia Bangalore office
Nvidia shares
Nvidia asic engineer
Nvidia salary
ASIC engineer salary
Nvidia interview questions
micron interview experience
micron interview question
micron salary
qualcomm interview experience
qualcomm interview question
qualcomm salary
intel interview experience
intel interview question
intel salary
AMD interview experience
AMD interview question
AMD salary
analog devices interview experience
analog devices interview question
analog devices salary
TI interview experience
TI interview question
TI salary
TSMC interview experience
TSMC interview question
TSMC salary
TEXAS instruments interview experience
texas instruments interview question
texas instruments salary
Apple interview experience
apple interview question
Apple salary

[@DILIPKUMAR-wy4qj]

Can I have your linked in profile mam , I just want to know more about the RISC project . I am doing my projects in Verilog of Xilinx Vivado. I am pursing M tech 2 nd yr from NITC Microelectronics &VLSI Design

[@architsundriyal1527]

Amd interviewer asked me gate count of risc processor😢

[@VLSI_Placement]

Oh🧐..Thanks for sharing

[@kljadhav7072]

Could you please share your resume

[@VLSI_Placement]

Pdf is available in telegram channel : t.me/vlsi_placement

[@Ranu144]

You got this after mtech or after btech

[@VLSI_Placement]

MTech

[@Ranu144]

@@VLSI_Placement from nit Jalandhar