Building Ben Eater's CPU ( Part 3 ) Basic Registers and BUS Buffers. Digital Logic Sim. (DLS)

Поделиться
HTML-код
  • Опубликовано: 14 окт 2024
  • This is part 3 of a video series where I replicate Ben Eater's 8-BIT CPU in Digital Logic Sim.
    In this video, I build the 1-BIT Register and connect multiple of them together to make a 4-BIT and 8-BIT Registers. They will be the bases of each register and the step counter and program counter that I build in my future videos.
    I then connect multiple tristate buffers together to make 4-BIT and 8-BIT BUS Buffers.
    If you have any Questions or Suggestions, comment below.
    If you enjoy my content, please Like and Subscribe.
    Link to my Patreon.
    / ajax123z
    Link to Digital Logic Sim.
    sebastian.itch...
    Thanks for Watching!

Комментарии • 16

  • @kBashumUclugam
    @kBashumUclugam 2 месяца назад +2

    Cool video 👍🏿

    • @ajax123z
      @ajax123z  2 месяца назад +1

      Thank you!

  • @CybernetonPL
    @CybernetonPL 2 месяца назад +2

    You can prepare a mux beforehand since you just made one purely out of the basic logic gates, you can compress it into its own chip for the purpose of the simulation.

    • @ajax123z
      @ajax123z  2 месяца назад +1

      Are you talking about the BUS Buffers? I'm pretty sure a mux is a multiplexer, and a buffer is a buffer. I didn't make a multiplexer in this video.

    • @ajax123z
      @ajax123z  2 месяца назад +1

      Just to make sure I watched the video back. I don't make a mux in this video.
      When I make the Ram chip in a couple of videos I'll be making a mux as well as a decoder.

    • @CybernetonPL
      @CybernetonPL 2 месяца назад +2

      @@ajax123z yes a mux is a multiplexer, however when you're building the registers, I'm familiar with the design since Sebastian lagues himself showed it. It uses the d flip flop with the clock inside, and has two inputs. Data and load. With the load signal turned off whatever data is in the flip flop gets fed back to the flip flop. With load. Turned on, the flip flop now listens to the data from the data input. This thing that selects from 2 sources to transfer the data to the flip flop, is the mux, and the load signal is the select signal. You'd end up with the same design for a 2 bit mux which if I'm correct is just selecting the data from either of the two inputs using a second selection input.

    • @CybernetonPL
      @CybernetonPL 2 месяца назад +1

      Go back to 4:08​ and look on the top left, this part is the mux that selects between the flippl flop output and the data input to feed back into the flip flop. @@ajax123z

    • @ajax123z
      @ajax123z  2 месяца назад +1

      @CybernetonPL oh. I get it. I was confused about which part you were talking about. Yes, it is a mux used to select the signal for the data and store. I didn't realize that until you pointed it out.
      And yes, I'm pretty sure this base register component is Sebastian Lague's exact design. It works best out of all the ones I've made and seen
      I will build on the register to give them a reset signal in a later video.

  • @dojy_53
    @dojy_53 2 месяца назад +1

    Pleas can you make a video for how to expand the view in digital logic
    Also I am using laptop so i don't have mouse

    • @ajax123z
      @ajax123z  2 месяца назад +2

      What do you mean expand the view. Like zoom in and out?

    • @ajax123z
      @ajax123z  2 месяца назад +2

      If you are talking about Zooming in and out. That Is a modded version.
      I have a link to it here on my community post.
      ruclips.net/user/postUgkxvAIxfhN3cCDI2RTMe-m3L4oMmG2nECLH?si=_XVnB9Nxu59RYkbi

    • @dojy_53
      @dojy_53 2 месяца назад

      @@ajax123z thx

    • @ajax123z
      @ajax123z  2 месяца назад +1

      @dojy_53 you're welcome. Use at your own risk, tho. I didn't make the mod.