Edge Detection Circuit | Edge Detection Logic | Positive Edge | Negative Edge | Rising Falling Edge

[@Electronicspedia]

Please Like, Share and Subscribe to my channel ruclips.net/channel/UC3mTACG8vPWsHQFMfxzeDZg

[@NedStarkZA]

wow... this is brilliant... just brilliant! Thank you!

[@nikitajavali1055]

Very Informative 👍

[@Electronicspedia]

Thank you 😊

[@galihsumartono4179]

Is that clock signal needs to be synchronized with input signal?

[@surajkumar-no5et]

may be glitch in this circuit b/c of unequal comb path delay .....?

[@preeti12121]

Can xor gate will work in this ? Instead and n inv ?

[@Electronicspedia]

If XOR gate is used it will detect both rising edge and falling edge.
If we want only one edge to be detected then we have to use AND n INV

[@preeti12121]

@@Electronicspedia yes!

[@faneeshbansal]

Sir instead of using d flip flop, we can also use an inverter and then use and gate , it will give the output 1
(Considering some propagational delay of inveter)