Simulation of a T-junction Power Divider Using Ansys Electronics Desktop, Part 1 - Lesson 4

In this video lesson, we will cover the simulation aspects of a microstrip power divider that is in the shape of the English alphabet “T” in Ansys HFSS. A power divider with a power division ratio of 2:1 is simulated in this video lesson. The widths of the microstrip traces are derived using the transmission line designer (TRL) tool of the Ansys Electronics Desktop Circuit Simulator. It also covers the creation of a project variable that is needed to parametrize the permittivity of the substrate material.
// INTERESTED IN MORE?
Visit Ansys Innovation Courses for free courses that include videos, handouts, simulation examples with starting files, homework problems and quizzes.
Visit today → bit.ly/3Eo8esU
// DOWNLOAD FREE ANSYS SOFTWARE
Ansys offers free student product downloads for homework, capstone projects, student competitions, online learning and more!
Download today → bit.ly/32eEcuR
// QUESTIONS ABOUT THIS VIDEO OR USING ANSYS?
Get help from Ansys experts and peers through the Ansys Learning Forum. Search for answers to common questions, browse discussion categories or ask your own question.
Visit today → bit.ly/3qsytK2
// STAY IN THE LOOP
Follow our Ansys Academic LinkedIn showcase page for updates on learning resources, events, job opportunities, cutting-edge simulation content and more!
Follow today → bit.ly/3Bbaaow

[@viniciusferreira921]

Hi, i'm a student of radio frequency engineering and i have interest in this project! Has a link to download this project, specifically?