FPGA #7 - FPGA Project Big Picture/Overview
HTML-код
- Опубликовано: 31 дек 2023
- A look at a simple FPGA project with an eye on how things fit together/what goes where.
Related Github repos:
github.com/johnwinans/Verilog... (This includes links to project 2057, IceStick, and upduino)
en.wikipedia.org/wiki/Verilog...
You can support this channel on Patreon! / johnsbasement
This video is part of a RUclips Playlist: • FPGA
Music used in this video (Vibe Tracks, Alternate) was downloaded from the RUclips Audio Library: ruclips.net/user/audiolibrary_...
#fpga
#icestorm
#yosys 
Наука
I've been seeing the need for FPGAs more and more in some hobby projects and this is so aptly timed and an incredible wealth of knowledge. Thank you.
You're very welcome! I hope I can get you what you need.
Very nice! The level of explanation is spot on. Good start to getting into FPGA programming, look forward to future videos.
Thank you very much!
hi John, glad you are back already in new space; you are still the best teacher :-) ... I was distracted from electronics, even my own project, for a while; this is far better world ...
Thanks! I'm still having fun with this stuff. I've only been hobby-dabbling with verilog so far. Trying to up the ante to take on increasingly interesting things! Thanks for the encouraging words!
Happy New Year John. Great to see you back and in your new space.
Thanks Kenny! 🥳 I hope I can hunker down now for a few hours during the winter and get some serious hobby stuff done!!
Cheers mate... I've peeked into FPGA's every once and a while over the years; Promptly turned around and tinkered with something else :)
Thanks for delivering this information in a way my poor old brain can actually take in
Much appreciated!
Glad to help! I too had a very rough start with these things some dozen years ago. I was lost until I read the Pong Chu book.
awesome channel and content 👍
Thank you very much!!
if you havent already could you please make a video on look ahead carry adders and propagation delay for both ripple and look ahead carry adders? I have an exam coming up and your video was the only video that finally got me to understand adders 😭
Not fast enough for an upcoming exam. Knowing that the point is to determine the carry before the sum is ready from a full adder, you should be able to make sense of a few wikipedia type articles and work it all out.
Note that it is often done for groups of bits rather than just for each bit in the adder.
If we are going to do this then we mustn't blow the code protect fuse so we can reuse the FPGA as FPGAs are not cheap at the minute but the price will come down once there is a large supply of FPGAs.
You got THAT right on security fuses!!
Ya know, I hadn't thought about the supply return causing a price decrease.... Here's hoping!
Hi John, I've been following along your development of the Z180 board and have found the use of the FPGA to test the microcontroller to be quite interesting. I see there is no direct connection between the microcontroller and the SRAM chip, and that memory /CE is going to be derived from the FPGA. So apart from memory decode, do you have any ideas lined up to extend the Z180 capabilities ?
The data and address lines are connected directly to the SRAM. Only the /CE, /OE, and /WE are generated by the FPGA.
The data and address lines are connected to the FPGA so that it can be addressed as an I/O or memory device as well.
I expect to implement UARTs, an SPI interface w/DMA, VGA video, PS2, SNES, and audio output. I'd like to have enough to be able to implement a side-scroller video game.
What fpga would you recommend for beginner wanting to use to optimise large data set processing and mathematic functions?
This is a pretty vague set of constraints. I assume you want one that plugs into a PC?
You will likely want to get one that comes with libraries and whatnot for the sort of functions you want to perform.
I would look at Intel and AMD for pre-made PCIe boards and their associated development tools and example programs. Intel's Quartus and AMD's Vivado are the main development frameworks. Then I suspoect you'd prefer to use something like OpenCL rather than Verilog.
www.intel.com/content/www/us/en/software/programmable/embedded-software-developers/overview.html
www.xilinx.com/products/design-tools.html