55 - Dealing with Buttons in Verilog Debouncing & Edge Detection

[@MyINDIANway-yx1om]

Logic for done in timer ??

[@PrajuvalDangati]

assign done=(statereg==finalval)