Видео

謝謝您的講解, 您的講解是目前聽過最詳細的

您好，能否跟您請教，為何在open short 測試時，會有pos 和neg的測試項目

We want English subtitles.

I am working on a HLS project where parallel pipelines need to access some global variables ( both read and write). DATAFLOW pragma doesn't support this when I try to run the pipelines in parallel because the global variables have multiple functions that read and write onto them. What could be a potential workaround for this?

i am willing to join the pqc team

I am not able to understand this language please translate to English or give subtitles

這組報告感覺做的很認真 尤其投影片裡面的圖，有認真下功夫

Was this recorded with a broken microphone or why it sounds so bad?

老師 我非常喜歡您這個Soc課程，請問我身分不是這些大學學生可以參加課程嗎。感謝您

4:50 Verilog design 1:01:35 Lab3 intro ---------- 1:15:00 Design with SRAM 1:18:59 DRAM access timing is Asynchronous read 1:20:40 BRAM Synchronous read 1:22:28 Memory inference in FPGA 1:33:01 Memory inference in ASIC 1:44:43 ex: spiflash design ----------------- 1:48:25 - 2:12:54 *Steps to construct design 1:55:35 Draw Timing Diagram 2:06:37 AXI Stream Design Example ------ 2:13:36 Verilog Critical Concepts

2:43:19 Lab1.Lab2 intro

助教課剛開始沒聲音，可以直接跳到 2:59:30